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A bstract 
In this thesis a single-ended traveling wave fault loca tion a lgorithm i. developed for 
autonomously locating short circui t faults on a radial distribution line usillg the high 
frequency traveling wave transient . The traveling wave patten] observed at the sllb-
station is correlated with the t raveling wave patteru predicted using ti llle tree analysis 
for different fault locations and fault resistance. G netic search techniques are used to 
evolve an initial population of possible fault location ' to determine the 1Il0st likely fault 
location. It is shown through extensive EMTP . illlulatioll that the. cheme i ' capable 
of finding the location of three phase fault , inter-pha: e faults and single-phase faul ts 
for fault resistallces ranging from 0 - 1000 ohm on a radial di tributiun lill ' witll live 
ub-feeders . 
A new high speed FPGA bas d data acquisition system i developed suitable for captur-
ing traveling wave fault data from a radial distribution line wi th the ne e ary fidelity 
for the proposed fault location algorithm . The data acquisition system is d ploy d on a 
Medium Voltage distribution lin in the Santa Caterina regioll of Brazil. 
A branched communication n twork is constructed out of RG-58 coaxial cable and a 
Time Domain Reflectometry device i used to apture the reflection pattern und r dif-
ferent fault condition. The fault location algorithm i adapt d to work with TDR a 
opposed to fault generated traveling wave. The location algorithm i capable of locating 
faults with resistance b tween 0 and 75 ohm up to thr e zone away from the illj tion 
point. 
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Chapter 1 
Introd uction 
1.1 Introd uction to Thesis 
Th ability to su e fully 10 at fault, on pow 1'distribution ystems ha,' It significant 
impa ton th reliability, sa£ ty, quality and - 011 mi p donnallce of th lIetwork. Th 1'C 
has b n onsid rable inv tm nt in th pow r transmissioll 'yst 111 over the past two 
de ades to dev 1 p a vari ty of diff rent techniques Lo ac mat ly and reliA bly locat 
fault. Tl'ansmis ion y tem have b n th main targ t for illV stlllellt b au of th 
widespr ad impact a fault can hay all th p rformancc of the lIctwork as well as th 
amount of tim that is r quir d to phy i ally h k til long transmis ion lin length. 
In r nt year how v r th r has b n increased int rest fl,lld inve tmcnt in applyillg 
fault I ation t l1lliqu s to di tl'iuuti n n tw rk. . 
Appr ximately 75 p rent fall u tom r hour ' 1 st on th traditional p w l' dcHv ry 
system ar as a r suit of faults that 0 cur on th di tribution network [1]. Sin e th 
introdn tion of d r gulated mark t condition and the empha. i on Di tribution twork 
Op rators (DNOs) to improve performanc and prom at ffi i ncy, the importan c of 
accurat fault locati n has increas d. 
1 
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Migrating th orllin fault location technique. develop d for transmission lletwol'ks to 
the distribution n twork is not a trivial task. There ar many additional complexitics 
introduced at the distribution level which must b accounted for if fault 10 atio ll lllethods 
are to be successful. These in lude, but are not limited to, the topologies of the lletwork , 
the short r lengths of the distribution lines, the loads conn cted to th 11 twork and tIle 
required accuracy. These factors I1lUst also be balanced with the fin ancial inve. tmenL 
requir d by the n twork op rators. 
Fault location techniques can be broadly classified into impedan e bas d metllod , trav-
eling wave bas d methods and knowledg based m thods . The work in thL t h -sis inve. ti-
gate the tra,n ' ition of trav ling wav based m thods fr In transmission lin . to branched 
radial di tribution lin s. Wh n a hort ir uit fault occurs their is a sudd II collapse of 
voltag at the fault location . The abrupt change in op rating condition, caus s high 
frequency traveling waves to be g 11 rat d which propagat in both dir tions away from 
the fault . Th location of the fault can be estima.ted by capturing the fault generated 
tra.nsient and making synchronised measurements at two or more locations on the trans-
mi sion line and comparing the differences in the arrival Limes of the initial waves OJ" 
by analy ing the traveling wave pattern at on location and identify th timc between 
the initial wave and the refl ct d wave from th faul I ation. Double nded meth ds 
have prov n to be rehabl on Extra High Voltag (EHV) transmission lin s [2- 5] but a 
consist ntly reliable single-ended chern is mor favourabl b cause th r is no ne d for 
a communi ation hann I to xist betwe n remot nd and there is also no n -d foJ' 
accurate tim ynchroni ation. The problem with existing single- nd d fault location 
schem s i that it i difficult to always orrectly identify the reflected wave from the 
fault location from other reflected waves. 
On a di tribution line the probl m of identifying th wave refle ted from the faul t location 
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is mad more difficult by the additional points of reflection re. ultiug from sub-feeders 
tl at branch off the main line. For fau lt generated tran ients, reflections from sub-
feeder junction tend to dominat over the reflection from the fault location [6]. There 
have be n a number of proposal of how to perform single ended travelillg wave fault 
location on radial di tribution line [7- 9]. Most schemes till involv analysis of the fault 
way form (or the features xtract d from the fault waveform) by a kill d engine 1'. 
The majority of fau lt location schemes that have b en propos d for brauch d distributioll 
lines have only been appli d to imulated data. Th re are v ry few examples of trav ·lillg 
wav fault location sch mes which have b ·en applied to r al distributioll lin fault data 
[10]. Commercially available traveling wav fa.ult I' cord 1'S w r originally d . igned to be 
op rat don transmi ion systems [11] and as such a.1' not suit d to th shorter lengths 
of distribution lines and the add d omplexities their topologi s iutrodu e. A higher 
sampling frequency and high l' bit resolution is r quired to capture the traveliug wave 
data at sum ient fidelity. 
1.2 Objective of Thesis 
It has already b en stablished [9] that a technique called time tree analysis gives a good 
approximation to the traveliug wave pattern simulated for a fault at a given location 
on a radial di tribution line. Time tre analysis uses the principle of th B wley lattic 
diagram which is a visual repres ntation of wave propagations and poiuts of r ·ne 'Lioll ill 
an twork. Time tree analysis u. es a computer program to keep track of all the waves on 
a network following a disturban . The key advantages of time tree analysis is the sp eel 
at which th trav ling wav pattern can be calculat d and the eas at which the 11 twork 
can be reconfigured to represent different fault conditions. A thorough inv tigation 
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into the performance of time tree analysis will be conducted for the most COlOnial! types 
of faults and fault resistances to establish the maximum size and complexity of radial 
distribution line that time tree analysi can successfully represent. 
Impedance based fault location scheme which use optimisation t chniques such as ge-
netic algorithms have been proposed for transmission networks [12 , 13J but so fm' have 
not been applied to traveling wave data. One of the main reaSOllS for this is the long 
computation time that is required for trav ling wav simulation . In t his thesis the fast 
calculation and reconfigurability of time tree analysi will be exploit d by using a gellet ic 
search optimisation algorithm to provide an autonomous fault location schcme for Sillglc 
ended traveling wave data on a radial distribution line. Initially this will b evaluated 
against simulated network data. 
An w high speed fault recorder will be d signed and constructed, capable of rccording 
traveling wave fault data from distribution lin s . The fault record r will be deploy d on a 
radial distribution line operated by CELESC power company. CELESC own and op rate 
the distribution network in the Santa Caterina r gion of Brazil. They are currently 
involved in research activities with the Univer idad Regional de Blumenau (FURB) to 
d velop traveling wave bas d fault location schemes. They have kindly given acc s to 
part of their network. 
It is proposed to evaluate the time tre genetic earch algorithm with real faul t data 
captured by the fault I' corder installed in Brazil. To provide an alt rnative, if th 
recorder fails to I' cord any fault data from the distribution line, a radial communication 
line will be used to evaluate the performance of the time tree g netic search aJgorithm. 
It will be shown that the time tre genetic search algorithm has numerous ar as of 
application other than power di tribution lin s. 
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The main objectives for the thesis are summari d below: 
• Develop a genetic search algorithm based on the conc pt of time tr e analysis to 
provide an automated singl nded fault location scheme for branched distribu tioll 
lines. 
• D velop a new traveling wave fault recorder de igll for radial distributioll systems 
capable of recording high fidelity traveling wave data suitable for single ended fault 
location as well as providing accurat time tagging of data, so that double emled 
fault location (wher relative time is important) can also be appli d . 
• Evaluate the performance of the tim tre genetic search algorithm against imu-
lat d and record d data. 
1.3 Outline of Thesis 
The rest of this thesis is structur d as follows. 
Chapter 2 provides a comprehen ive review of the existing techniques used for fau lt 
location on power systems as well as merging scll me and t chnologies whi h hav been 
propos d. Au overview of th di tribution network including typical network topologies, 
th types of fau lts that can occur aJld the most comrnoll m thods of fault location are 
present d. 
Chapter 3 looks at how traveling waves b hav on a thr phase power system aud 
provides orne examples of typical fault conditions. 
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Chapter 4 pre ents the propos d fault location m thod which combines the OIlC pt of 
time tree analysis with a genetic search algorithm to provide an autollolllOUS lllethod of 
estimating fault locations. 
Chapt r 5 give an in d pth de cription of the hardware d ign and FPGA/ VHDL design 
of the new traveling wav fault re order. 
Chapter 6 pre ents the results alld les ons learn from the deploymellt of th fault r cord r 
on the distribution lin in Brazil. The genet i algorithm is valuated against a ra.dial 
communication network which was onstructed at the Uuivcrsity of Notti llghFl,1l1. 
Chapter 7 provides a u11lmary f th work and the con It! ion drawn. Ar as for furth r 
work are identifi ed. 
Chapter 2 
Fault Location 
2.1 Introduction 
This hapter reviews existing fault location methods and draws particular attelltioll 
to the compli ations that the distribution network introdu e. Fault location is one 
component of what is referred to as fault mallagem nt , which illcludes fault protection , 
faul identification and system restoration. Although many of the all aly is te hlliquE's 
described in this hapter hav also been applied to fault protection, identification and to 
a limit cxtent 1'C toration, their focus has becn diffcrcllt. For xampl , fault protection is 
a real time technique in whi h the speed of operation is of primary con ern. In contra 't, 
fault location is an off-line analysis technique in which the spe d of operation is not as 
cru ial but accuracy is mol' important and time an be spent performing lllore complex 
calculations to improve th accuracy. 
The traditional power delivery system on ist of power generation, transmission, di tri-
bution , and consumption. TraIl. mi ion n twork d liver the n rgy generated at power 
stations over long distance to sub tations. Th distribution n twork th n deliver. th 
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power from the substation to the point of consumption. The distribution Iletwork dif-
fers from the transmission n twork in a number of key attributes [14]. The topology of 
transmi sion networks are normally point-to-point or me h topologies connected through 
substation whereas th distribution network con ist of many radial lines which are in-
terconnected with each other. The topology of distributioll networks are also morc 
frequently subj ct to reconfigurat ion. The typical line 1 ngth on transmissioll networks 
are of the order of hundreds of kilometres whereas on distribution network. , I ngths 
are typically of the order of ten of kilometre . Sub-£ eders that branch oft' the maill 
distribution lin are typically of the order of a kilometre or less. Ulllik translllission 
networks, distribution networks have loads tapped oft' the main lilJe at various points 
along its length . A more recent developm nt has been the introduction of distribut.ed 
genera.tion to the di tribution network. All of the e differen es introduce compli ations 
to the fault location at the distribution level. If the fault location schemes developed for 
th transmission network are to be adopted on the distributioll ll(·tWOl'k tlu'Y 1I1llHt fir:; \. 
be adapted to account for the additional complications. Further details of fault location 
t chniques can be found in [15- 17] . 
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2.2 Short Circuit Faults 
The causes of short circuit faults on a power network can vary largely. The frequency 
of certain types of faults dep nd on the geographical location of the network allcl the 
climate. For example, in tropical countries, a large proportion of faults are caused by 
ligl}tning strikes. Power networks which are construct d from overhead lines are fll orc 
susceptible to fault events. In most cases the cause of faults fall under one of the followin g 
categories [1]: 
• Lightning 
• Insulation failure 
• Human Accident or Vandalism 
• Vegetation or animals contacting the electrical circuits 
Faults on an MV network can be either transient or permanent in nature. Transient 
faults are the most common type of faults and can be cleru-ed by simply de-energizing 
the line for a short amount of time. Typically wh n a fault i d tected on a network 
circuit breakers at the ends of the line operate to de- nergize the line. Aft r a 'hort 
period of time an attempt is made to re-energize the line. If after a number of attempts, 
the circuit br aker till trip, the fault is assumed to be perman nt and the lill remains 
de-energized until the fault is locat d and repair d. Permanent faults r quire the fault 
location m thod to b as accurate as possibl 0 that the fault can be identified , repaired 
and power r stored in the shortest po sible tim . 
For t.hree phase power . y ~ t e m m , , f a u l t . ~ ~ Ci\,n be cia-c;. ificcl a.'l one of the following: 
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A - - - - - - - - - - - - - - - - - - ~ - -
B ------------------4--
C ------------------4--
(a) Single phase to earth fault 
A - - - - - - - - - - - - - - - - - - ~ ~
B - - - - - - - - - - - - - - - - - - ~ ~
C - - - - - - - - - - - - - - - - ~ ~
(e) Three phase to earth fault 
A - - - - - - - - - - - - - - - - - - ~ - -
B - - - - - - - - - - - - - - - - - - ~ - -
C - - - - - - - - - - - - - - - - - - ~ ~
(b) Double p l u c ~ c c t o eart h fault 
A ----------------------
~ ~ = = = = = = = = = = = = = = = = = = : I ~ ~
(el) Phase to phase fault 
~ ~ = - - = = - - = = - - = = - - = = - - = = - - = = - - = = - - = = - - = = _ · : I ~ - -
(e) T hree phas fault 
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• ingle phase to arth fault. This can be eith r phru e-A t arth , phase-B to earth 
or pha -C to earth . A phase-A to earth fault is shown ill Fig. 2.1(a) . 
• Double phase to earth fault. This can b either pha -A to phas -B to arth, 
phase-A to phru -C to arth or phase-B to phas -C to earth fault. A pIJas -A to 
pIJ ru -B to earth fau lt is shown in Fig. 2.1(b). 
• Tlu' phas to arth fault . Thi is phase-A t phase-B to phas -C to arth and is 
hown in Fig. 2.1(c). 
• Double phase fault. Thi can be ither phas -A to phas -B, phas -A to phru -
or phase-B to phase-C. A phas -B to phase- fault is h wn in Fig. 2.1(d). 
• Till· phas fault . Thi 
Fig. 2.1(e). 
ph e-A to phas B to phas C fault and i. shown in 
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2.3 Traditional Fault location on Distribution Systems 
Protection equipment on distribution feeder. in the majority of cas s is oIlly installed 
at the substation so, wh n a fault occurs , the whole feeder is removed from ervice. 
Traditionally each section of the distribution line is manually re-closed until the faulted 
section is found and isolat d . This is a time cOJlsurning process l-lwl ItH." a sig;llifimllt 
effect on the power quality for the cu tomeI's. 
Another method of fault location is to use the pow r outage r port from custom 1'8. 
When a customer phones up to report an outage, th address of the customer is recorded . 
This is then us d by an experienced dispatch engine r who has detailed knowledge of 
the distribution network topology and can isolate and deploy ground crew to the mo t 
likely fault d section. 
In both methods the location of the fault can only be resolved to the section of distribu-
tion line where the fault is located. This could represent a few kilometres of line I ngtb , 
depending on the network configuration, which would have to be manually patrolled 
to find the exact fault location. Wh n a transient fault 0 . curs , the dispatch engineer 
will not rec iv any outag r ports as to when and wh re the fault occurred [14]. Tran-
sient faults may lead to p rman nt faults. Accurate information about tran ient faults 
can help DNO's take preventive action before the transient fault potentially b comes a 
permanent fau lt. 
2.4 Methods of Fault Location 
Fault Location methods can be broadly elas ified into impedance bru ed m thod I travel-
ing wave based methods and knowledge based m thods as shown in Fig. 2.2. Impedance 
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and traveling wave based methods can be fur ther classified into single-ended alld doubl -
ended techniques. Doubl -ended m thod require data to b recorded at two location. 
on the tran mi ion or distribution line (typically at the line elld. ) alld single-end d 
method require data from one location only (typically at a ub tation). 
F ICURE 2.2: 'la .. inr at. ion 01' I'ault, locat.ion met.hod. 
2.4.1 Impedance Based Methods 
Impedance based method ar con erned with measuring the power frequ n y ph8.! e 
voltages and currents to calculate the line impedance. The fault location i timated 
by expre. sing the distance frorn ub tation to fault c a function of impedance. This 
can b achieved by single-end d or double-end d lIIethod . 
There are a number of examples propo ed in the lit ratur of both single-ended [1 , 
19] and double-ended [20, 21] fault location schem . Impedance bas d 111 thod are 
particularly attractive to D Os b cause the phasor voltag and current measurements 
do not r quire expen ive peciali ·t measuring equipment. 
The distribution network introduce complication to th imp dance ba ed method in a 
number of way [14, 15, 22]. Since mo t distribution lin have a radial or interconnected 
topology, a di tance to the fault from the substation a function of impedanc can 
r late to mor than one g ographical location. Distribution lines that con -i. t of both 
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underground and overhead lines do not have t he same impedance along their length so 
there is not a simple linear relationship between di tance and imp dance. Distributioll 
line which have load connected a long their length contribute to the faul t urrell t and 
it is very diffi cult to predic t t beir c:ontribnt iolls in ,ulvarH'e. Impedance based methods 
e t imate the distance t o fault by measuring the effe t ive imp danc' of t h lino. all 
an unloaded line the effective impedance consists of the line imp dance and t he faul t 
resistance. On a load d line the fault current chang s t he phas of t he fallit resistance 
which leads to the impedanc based method overestimating or und restimating tho fault 
locat.ion depending on the direction of power fl ow. T Ile (,OIllbilWci effect. of t.ll(' f,ml t 
r sistance and load current is known as the reactance eff ct . A distribu tion system cnn 
either be 'olidly grounded , unground d or Peterson 's coil / resist ance ground -d . Single 
phase faults tha t occur on the ungrounded and resistance ground d system re \lI t in a 
much smaller fault current when compared with a olidly grounded di. tribu tioll . ysterns 
making it difficnlt to (it-t('ct th(' fa,nlt. 
Further details of imp dan e based fault location techniqu s which have been improved 
to cop with the additional cornplexitie distribution lin s pre ent call be fo und in [23-
25] . 
2.4.2 Traveling Wave Based Methods 
Traveling wave fault location is a well known and est ablish d technique for accurately 
locating faults on E.H.V transmission lines [2- 5, 26 , 27]. Th re hav be n a ]Jumber 
of schemes proposed for High Voltage Direct Curr nt (HVDe) sy tems [2 - 30], und r-
ground power cables [31- 33] and for radial distribution lines [6, 9, 34]. Wh n a short 
circuit fault occurs on a t ran smi ion liue or distribut ion line there is a sudd n collap e 
in voltag at the faul t location . Th abrupt hang in opera tion condi t ions caus s high 
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frequency traveling waves, super imposed on the power frequency signal, to propagate ill 
both directions away from the fault position. The traveling waves propagate at a veloc-
ity dictated by the electric permittivity and magnetic permeability of the SUlTo1l1HJing 
medium. For overhead transmission lines, where the surrounding medium is a.ir, the ve-
locity of propagation is close to the speed of light . For undergroulld cables the velocity 
of propagation is of the order of 2/ 3 the speed of light. 
Traveling wave fanlt location is classi.fied into types A, B, C, D and E modes of operatioll 
[35J. Their modes of operation are depicted in Fig. 2.3. Type A is a single-end 'd 
method which measures the fault generated transients at one location oIlly and relics 011 
identifying the second incident pulse reflected from the fault location . Type Band Dare 
double-ended methods that require measurements from both ends of th line. In the type 
B method a timer is started when a traveling wave reaches the end of the transmission 
line nearest the fault . Traveling waves reaching the other end of the transmission line 
trigger a transmitter which sends a stop signal to the timer. The time delay call be 
used to calculate the distance to the fault . In the type D method the fault locatioll 
is calculated using the absolute arrival times of the initial wave fronts at each end of 
the line. This is acheived by sync ron ising the recorders at each end using GPS timing. 
Type C method uses pulse generating quipment to inject a signal and can therefore 
only be used when the line is de-energised. Type E method us s the traveling waves 
generated from a circuit breaker re-closure when an attempt is mad to re-energise the 
transmission line [27, 36J. Both methods work by m asuring the time difference between 
the injection of a signal into the line at one end and subsequent reflection from the fault 
point. 
The on-line methods are preferred to the off-line methods because th'y do not require 
special pulse generating equipment and can be used whilst the line is in operation. 
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t , 
t , 
t , 
t , t . 
(a) Type A fault locat ion 
t , 
(b) Typ B and D faul t locatioll 
t , 
t , 
(c) Ty pe C and E faul t location 
F1GURE 2.3: Types of traveling wave faul t location 
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On-line techniques are also able to identify transient faults . 
The double-ended type D method has been hOWll on a number of deploym nttl to he 
more reliable than the type A single- nded method and is curl' ntly the pI" fen'ed imple-
menta tion for fault location on transmission line. [4 , 5]. How v r it requires twi 'e t h 
amount of fault recorders when compared with the single-ended schem , and, since it 
requires information re orded from both ends of the line, tiler must also be a commu-
nication channel betw en the line ends in order to perform the calculation. To provide 
syncronised measur ments at both nds th Global Po itioning System (GPS) i. used. 
The communication channel, GPS time-stamping of fault tran i nt and multiple set. 
of recording equipment each repr sent a vulnerability to the scheme if any were to fail 
to operate as xp t d. The key advantage of th double-end d scheme is that is does 
not requir analysis of the fault transient waveform to id ntify a rcfi cd()o WRVf'!. T h() 
fault location can be identifi d using only the arrival times of th initial wave fron ts at 
each end of the line. A method of discriminating b tween fault and non-fault trallsi nts 
is also necessary. 
The single-ended method does not requir a communication channel or accurat tim-
stamping so is cheaper to d ploy and has less dependencie than the double- Hded 
scheme. Thi is at the exp nse of requiring detailed analy is of the r corded wave-
form to identify the reft cted wave from th faul t. Th high frequency traveling wav 
patterns caused by a fault can be complex in nature and identifying th corr ct wave 
front is not a trivial task. The ingle-ended method has the potential to provid great r 
accuracy than th double-ended method because it is not limited by the accuracy of 
the GPS time- tamping (typically +/- 100 os) but is instead limited by tlte . ampling 
frequ ncy of the r corder and the bandwidth of the trallsducertl us d to capture the 
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traveliug waves. Th closer a fault is to th fault recorder, the more difficult it is Lo 
identify the correct fault location 1.1 'ing the single-ended scheme because the arnoullt of 
time between the initial wave and the reflected wave is reduced . 
In both the double-ended scheme and single- nded scheme, faults that occur close to zero 
inception angle are difficult to det ct b cause the traveling wave which are produced are 
small. The ad van tag s of trav ling wave fault location over impedance based methods i 
the potential accuracy that is achievable. Typically impedance based methods at b st 
can achi ve an accuracy of between 2-5% of the line length [15], Traveling wave falllt 
location ha achieved accuracy to within 500m [4] . 
The accuracy of impedance based methods ar affected by loads connected directly to 
the line beau. e they contribute to the fault current and alter the ef1e tive impedance 
measured. Since most loads are inductive they appear as a large imp dance at high 
frequencies so have little effect on the traveling waves propagating down the transmis ion 
line [37]. The same can be said for distributed g neration that may be connected to the 
line [37]. 
A Bewley lattice diagram [38] of a fault that has occurred Oll a transmission lin is 
shown in Fig. 2.4. A fault ha: occurred a distance x from substation A. Traveling waves 
propagate in both directions towards ubstation A and substation B. Fig. 2.5 shows the 
traveling wave pattern ob erved at substation A for a fault that has occured 1km frol11 
substation A. The total I ngth of the transmis ion line is 3krn. The signal has be n high 
pass filter d to remove the pow r frequ ncy compan nt . 
If the dou ble-end d . cherne is being used then the fault location can be estimated using 
equation (2.1): 
(2.1) 
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FIGURE 2.4: A Bewley Lattice diagram depictillg a fault that has occurred betweell 
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wherc u is the velocity of propagation, x is the distance to the fault, L is the line lCllgth 
and t2 and tJ are the arrival tim s of the initial wave fronts at the line ends. If the singl 
nded scheme is being used then the fault location can be estimated using equation (2.2) 
(2.2) 
where tJ and t3 arc the arrival times of t he first awl f \ ( ~ C . ( ) l I d d inci<lcllt, W(1,V<'S H'spcctiv ley. 
Con. ider next a simple distribution line with one sub-feeder a depicted in Fig. 2.6 fl.lld 
the trav ling wave pattern observed at substation A shown in Fig. 2.7. The length of the 
distribution line is an order of magnitude les than the transmission line so the traveling 
waves are do er together in tim . Traveling waves that arrive at the JUIlction b tweell 
the sub-feeder and main line experience a discontinuity in the characteristic imp c!fwce. 
This cau es both reflected and transmitted traveling waves to be generated. The llumber 
of waves that exist for any given di turbance expon ntially increases with the Humber 
of impedance discontinuitie . The identification of the trav ling wave refl ected from the 
fault i. considerably more difficult because the reflections caused by the sub-feeder tend 
to dominate [GJ. The amount of energy in the reflected wave from the fault location is 
also reduced every tim is passe through the junction with the sub-feeder. 
The r ceived waveform can be implified by separating them into wave propagating 
forward to th fault and backward from the fault. Th forward and backward traveling 
waves can b expressed in terms of th ir voltage and curr nt a (se appendix A): 
8 1 = v(:r, t) + Zsi(x, t) (2.3) 
82 = vex, t) - Zsi(x, t) (2.4) 
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Wh 1'e Sl is the forward tray ling wav , S2 is th backward tray ling wave, Zo i th 
characteristic imp danc of the lin and x is th di "tanc the way s hay traveled away 
from the fault point. For a two condu tor tran mi ion lin the v locity of way propa-
gat ion can b expr s d 
1 1 
U=--=--J LC .fjIi. (2.G) 
wh r Lis th inductanc per unit I ngth, Cis th capa.citance p r unit I ngth. and II and 
E ar th magn tic perm ability and lectric permittivit. f the . urroullding m dimn. 
On a thr ph syst m th ph voltages and curr nt ar coupled together i. . a 
urr nt in one ph, indu e a vol tag in the other two phase . Fault gen rated travelillg 
way . can p1'opagat b tw n the conductor and the gr llnd if th fault illvolv ' a 0 11-
du tion path to ground. Trav ling wave. that propagate in th ground hay a velo ity of 
propagation much lower than tray ling wave that propa at ju t betw 11 tit 'OIlduc-
tor. ' u ccaus ' of the differ '11(': ' ill P nnittivity and p 'nil 'ability of th ground medium. 
Th yalso uffer from gr at I' att nuation because of the r ·lativ ly poor condu ctivity of 
th ground [39]. The maul' d ph voltage and urI' nt ar the urn Illation of th 
oupled int raction betwe n ondu tors and of th differ nt propagation path that th 
trav ling waves tak . For a n plJase tran mission lin th phas vol tag . and curr nt 
an be d coupl d into n mode of propagation u ing a m dal tran form [3 1 u h that: 
(2.6) 
[Jph] = [Q][Iml (2.7) 
wh I' [V;nJ ar th modal voltag [1m] are th modal urI' nt [V,] t'- 1 
, ph a1' II p lase 
vol tag , [Iphl ar th ph CUlT [1 is the modal oltag to ph vol tag tran. £ I'm 
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matrix and [Q] is the modal current to phase current transform matrix. For a balanced 
three phase system, mode 0 (commonly known as ground mode), contains signals which 
have propagated through the ground. For a fully transposed line this is equivalent to the 
zero sequence component. Modes 1 and 2 (commonly known as aerial modes) contain 
signals which have traveled only between the conductors. 
The characteristic impedance can be expressed in terms of the transmission lines induc-
tance and capacitance per unit length as: 
(2.8) 
When a traveling wave reaches a discontinuity in the characteri tic impedanc of the 
line, such as at a busbar at a substation , a junction with a sub feeder , or the fault 
location itself, two waves are form ed; one which is reflected and one that continues past 
the discontinuity. The amount of energy in the reflected and refracted wave is related 
to the ratio of the characteristic impedances at the discontinuity as (see appendix A) : 
(2.9) 
where Pv is the voltage reflection coefficient, Pi is the current reflection coeffi cient , Za. 
is the impedance of the line containing the incident wave and Zb is the impedance seen 
looking into the discontinuity. The transmission coefficient is defined as (see appendix 
A): 
Tv = 1 + Pv (2.10) 
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where Tv i the voltage transmi sion coefficient and 1i is the current transmission coef-
fici ent. The propagation , reflection and refraction of traveling waves continues until the 
energy has been di persed and a new steady state is reached. 
2.4.2.1 Corre lation Techniques 
Correlation is a popular technique used in single-ended fault location 011 tramlfnission 
lines to identify the reflected wave from the fault location. Correlation is used to measnre 
the imilarity between two signals. The cross-correlation function of two signals, :r;(t) 
and y(t)i . rlf'fin cd as: 
1 ( TO 
Txy(T) = To Jo x(t)y(t + T)dt (2.11) 
The auto correlation of a signal i defined similarly to th cross-correlation but instead 
measures the similarity b tween a signal and a time shifted version of itself. 
1 l TO Txx(T) = - x(t)x(t + T)dt 
To 0 
(2.12) 
Correlation can ither be performed as an auto-correlation of th initial traveling wav 
or by eparating the traveling waves iuto forward and backward components and cro s-
correlating the initial ba kWaJ:d trav ling wave with all other forward traveling waves 
[40] . In both techniques a peak in the cro s-corr lation fun ction occurs at a tim T which 
is equal to the round trip time of the traveling wave from the fault location. 
To obtain the forward and backward traveling wav S1 and S2 in quations 2.3 and 2.4 
requires both the high frequency voltage and high frequency current sigllals. Meas uring 
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th current is a relatively impl task that can be achieved by measuring the current in 
the econdary of an existing current transformer and using a suitable current probe to 
extract the high frequency components [6] because conventional CTs have a bandwidth 
wide enough to include the traveling wave components. However, extracting the high 
frequency voltage using conventional CVTs is not so traight forward because CVTs 
are tunned to the power frequency bandwidth . They have a very poor high frequency 
re ponse and fi lter out the high frequency traveling "lave [41] . 
In [2] a method was proposed for inferring the high frequency voltage transient. by 
estimating the instantan 01.1 impedance of the busbar to which t he transmission line is 
connected to. This i achieved by simultaneously measuring the current ill at lea t two 
other transmission lines that are connected to the same busbar. Using the estimated 
bus bar impedance, the high frequency voltage signals can b inferred. 
Both the auto correlation and cross correlation m thods work well for a low impedance 
fault on a single transmis ion line but are less reliabl for high imp dance faults where 
the reflection from the fault location is small or when the transmissioll lill is conn cted 
to other lines as part of a larger network. Under these circum tances it is harder to 
rliffcrcntia.te the pca,k in the cross correlation funct ion relating to the fau lt from oth r 
points of reflection. 
2.4.2.2 Time Tree Analysis 
It has been hown that correlating simulated data with recorded fault data produc s 
v ry high degrees of correlation under a variety of fault conditions including single pha e 
faults [42]. The downsid of uch an approach is th long . imulation t imes required to 
accurately simulate different fault locations and fault condition . Distribution network 
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are subject to reconfiguration on a regular basis so the exact layout of the network m m ~ t t
be known at the time of the fault and the simulation mod I chang d accordingly. 
Time Tree Analysis was first proposed by [4] as a method of fault location. The technique 
works by keeping a record of the amplitude and path traveled by eacll wave, tarting at 
the fault point , and propagating throughout the network. An ob ervatioll point on the 
network is specified and a pul e array is generated representing the time and amplitude 
of every pul e that arrived at the observatioll point. The pulse call th n be shaped to 
estimate the wave shaping caused by the network. 
In [9], time tree analysis was applied to single-ended traveling wave analysis on a radial 
distribution line. It was shown that time tree analy is showed very strong correlation 
with EMTP simulation of the same network. The advantage of time tr analy. is is 
the shor t computation time and th pe d at which the time tree cnn be T'C!configllrC'o to 
represent a new fault condi tion when compared with traditional simulation programs. 
Using the time tree technique over a hundred fault scenarios can be predicted in under 
a second for a typical network confi guration. EMTP simulations in contrasts r quir 
manual reconfiguration of the n twork topology to insert a fault and r calculation of the 
nffeeted transmission line scctions. Time tree a.nalysis is therefore an ideal candidate to 
form the basi of an automatic search algorithm which is recogni ed by [4] but so far 
has not been implemented. 
2 .4.2.3 Wavelet Analysis 
In both the double-ended and single-end d scheme the preci e identification of the 
beginning of th traveling wave fronts is crucial to accurate fault locatioll. As a wave 
propagatcs along a t r a n n m m s s i o l l l linc it suffers froUl attclluation aJ1d distortion which 
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changes the shape of th wav front. The wavelet tran form is a signal proc ssiug 
technique which has b n wid ly adopted as a method of identifying the xa t ;:urivnl 
times of traveling wave for both double-ended [7 43] and single- nded schemes [34, 44]. 
Wave 1 t analysis allows a signal to b analysed whilst bing locali. ed in both frequency 
and time which makes it id ally suited to the analy i of tran ient ignals wlii 11 only 
exist for a short period [44]. Wav I ts are mathemati al fun tion. that analys the input 
Rignnl nt rliffenmt freqnencie .. T he shape of thE' wavelet. r.hllnges with fr quell Y so that 
i mo. t uited to the analy i at each particular frequ ncy s ale. A who] family of 
wav lets i derived by scaling and tran lating a Tlloth r wavel t. arrow wavelet. are 
used for the analysi of high f1' qu n y compon nt alld broad wavelets ar t\ d for 
the analy. i of low fr qu n y compon nt. Wavelet analy. is an eith I' b performed 
as a Continuou Wavelet Tran form ( WT) [45] or as a Di crete Wav · l t Transform 
(DWT). A CWT can id l' all po ible scaling values to produce a continuous tim -8 al a 
domain analy is of th ignal. A a result , C\ T is computationally intell iv . A DWT 
can id r only a di cr te number of cales and can b impl men ted efficiently a.'l a series 
of cascading band pas filt rs. Ther are al 0 examples of where wavelet analysis has 
be n u ed to de-noi traveling wav signals [46] . 
2.4.2.4 Application to Distribution Lines 
The implication of a radial n twork topology is that th traditional single-eud d orr-
lation technique, will h cal ulates th distance to fault , can carre: pond to mor than 
one fault location . Further analy i of oth r wavefront is nec ssary to discriminate th 
rna t likely fault location. in th re ar many more t of traveling wav s rev rb rat-
ing around the n twork wh n a disturban e 0 cur , at rtain pO 'itions in th n twork 
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waves can either con t ructively or destruct ively interfere with each other . This further 
adds to the difficulty in identifying the origin of the wavefronts. 
If a fault occur on a sub feeder the double ended m thod (that uses relative arrival 
times) can only re olve the position of the fault to the point where the ub-fe der jOillS 
the main line. In [8] and [7] scheme are proposed that place faul t recorders at the nd 
of each sub-feeder to provid total coverage of the distribu t ion line but t hi. is very costly 
and there may also not be suitabl places to install all the recorders. In [6] a IIlethod 
is propo ed where ingle-ended methods are combined with double-ended methods to 
correctly identify a fault that has occurred on a sub-feeder. First the faulty fe der 
i identifi d using the doubl -ended method and the faul t distance along the feeder is 
estimat ed u ing the single ended method. 
In [47] a chern for identifying th faulted section of the distribution line is proposed by 
analysing the sums of squares of the wavelet t ran form coeffi ients. It is hOWll that th 
lower scale wavelet coefficients which corre pond to the high frequency traveling wave 
data exhibit distingui hable re ponses depending on which section of the distribu tion 
line the fault is located. Using this method the exact location along th faulted ection 
cannot be stimated and the author sugge ts the use of more conventional impedanc 
based approach once t he faulted section has been id ntified . The idea of using wavelet 
analysi as a featur extraction method i developed further in [4 ] for fault location on 
a rural ineffi ciently grounded di tribution line. The faulted section j first ident jfied by 
comparing the nergy in the wavelet coefficients and then type C traveling faul t location 
is performed to inject a short duration high voltag pulse into the distribution line. 
Th reflected wav from the fault is ident ified with knowledge of the faulted ection to 
estimate th fault location. 
Chapter 2. Fault Location 28 
2.4.3 Knowledge Based Methods 
Knowl dge based methods aJ'e those that tak a heuristic approach to arrive at a olut ion 
as opposed to an algorithmic approach. Heuristic approaches are particularly sui ted to 
complex problems where it would otherwise be too difficult or impossible to formulate 
the problem deterministically. 
2.4.3.1 Expert Systems 
An expert system is a software system that attempt to provide the same s "rvi 3 a I), 
human expert or group of human expert '· would on a particular subject. This is a hievcd 
by creating a knowledge base and a rule base l' lat ing th knowledg . The xpert sy. tern 
is interrogated by posing qu stions and using an infe1'en ngitle it i abl to cl due 
information through logical rea oning. Ther are a number of examples in t he li tera-
ture of exper t ystems being u ed to locate faults on distribution sy tem [49, 50]. In 
[49] an exper t system i. used to emulate the behavior of an xp rien ed dispatcher in 
diagnosing distribution system faults. The expert sy tem consists of a database con-
taining information about feeder ir uit configuration and g ographicaJ maps of feeder 
locations. Wh n a fault occurs on tIt network phone calls from interrupt d cu tomer 
are received. The a,ddresses of the interrupted customers a1' fed into th expert sy 'tern 
which th n deduces the most likely 10 ation ' of the fault. 
2.4.3.2 Artificial Neural Networks 
An a.rtificial lJenral network ii'l a ('ornpntatiollal model Urt."t:d on biological n tworks 
similar to those that exist in natur and was inspired by research on the c ntral II rvou 
syst m. The network con i ts of a laJ:ge number of node elements which are conn cted 
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through a series of weighted connections. Th nodes and connections are orgauis d into 
layers such that nod s only have corm ctions with preceding node layers. The first layer 
represents the input and the final layer represents t he output with one or more hiddell 
layers existing in between. The network is traine 1 with given input patterns to produce 
desired output patterns which are obtain d by altering the weighting on th cOllnectiollS 
between nodes . The great advantage of the neural n twork approach i that through a 
period of training the network learn, by its s If rather than having to be programmed. I t 
does not have to be told s specific set of rules like expert syst ms but instead establish s 
its own set of rule bas d on the data it is trained with. However, it i noted [51] that 
the ability to learn mean that the ANN cannot xplain to the user how it arrived at 
its conclusions. Another important point raised by [51] is that wlJilst ANN -' fire very 
good at interpolating data they are poor at extrapolation which mans that the trainillg 
data must be cho en very carefully and comprehen ively to include all of th solu tion 
space. There are a numb r of examples in the li terature [52, 53]that show that olle 
sufficient training has been performed neural networks can make accurate prediction of 
fault locations under a variety of fault conditions and fault resistances. 
2.4.3.3 Genetic Algorithms 
A genetic algorithm is a search t chnique used to optimise a problem using the rn chanics 
of natural selectioll. Each solution par-ameter i . encoded , usually as a numerical string, 
in uch a way that for each possible solution a unique numerical gene exists. An initial 
population is creat d , usually at random , of genes representing po sibl ,olutions. For 
each gene a value of fi tne s is al ulated which is a measur of its wor th to the probl m 
being optimised. Genes are s 1 cted to form the n xt g neration of population bas d 
on their fitne s value. Genes with a high r fitne. s value on average tend to survive 
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whil t genes wi th lower fi tnes value do not. Gene LhaL ar s leeted for t il n xt 
generation undergo a proce. of ' cro -over" which i a method of combiuing two g ncs 
to produce a new gene containing components of both it. parents and a process of 
mutation which introdu es random genetic variation. This proce s of 'election, eros ,-
over , and mutation contiuue ov r a number of gen ra tions un til the algorit hm converg s 
on an optimum olutioll . In [54] and [55] genetic algori thms ar u ed as an optiflli atioll 
technique for waveform matchillg the power frequency phasor measurern nt of faul t 
ev nts on t ransmission lines. In [55] the technique is applied to situations where only 
par ely recorded data i available. G n tic algorithm have 0 far not b applied to 
wav form matching of traveling wave data. On of t h main reasons for this is th 
long computation times that traveling wav simulations I' qui I' and the tim it tak , t 
reeonfigur the simulation model to represent a different fault condition. How vcr usiug 
time tre analy is the problems have been re olv d. 
2.5 Summary 
In thi chapter a revi w of the different techniques used for fault locating on both 
transmission and di tribution lin has be n pre ent d. Th re i no singl t chniqu 
that p rform well under all ir umstanc s' the imp dan bas d method ar Ileavil 
influen d by real time operating parameters wherea th t raveling wave based methods 
struggle with lose up fault and clo to Z 1'0 ind d nt fault angl . 
Th u e of knowledge bas d ystem 'uch as ar t ificial neural networks and expert sy -
terns allows multi dim n ional relation b tween data to b stablished that would hav 
oth rwise been difficult to identify. Genetic algori thm hav proven to be particularly 
ff ctive at rapidly ear hing a large solution pace to find th optimum maximum. 
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The potential accuracy of trav ling wav fault loca tioll and its relatively low suscepti-
bility to system operating paramet r when compared with imp dance ba. ed methods 
makes it attractive as a fault location scheme and is one of the main reasolls why it:, was 
cho, en for this re arch project . Although the wav forms produced are far more complex 
than those on transmission line it has been d monstrat d [9] that u ing the tim tr 
analy i a waveform clo ely l' pr senting that pr dieted by simulation can be produ e1 , 
in a v ry short computation time. Instead of trying to id ntify a ingl r fi e t d wavc, 
the ntire fault ignatur is considered. An absolute location call be specifi ed i1lstead 
of ju t a di 'tanc to fault whi h addr ss th probl m of multipl fault locations on a 
radial topology. 
A g netic search algorithm which exploits the spe d of tim tr e analysi will b d vel-
oped to efficiently search the fault solution pace of a radial ciist ribution line to find the 
most likely fault location autonomou ly without th need for illterpretation of a compl x 
waveform by a pecialised engineer. 
Chapter 3 
Typical Fault Events 
3.1 Introduction 
In this chapter the traveling wav patt rns produced for th most ommon type f faults 
ar pr . sen ted for an ideali ed tran mi ion lin . Th fault on ider d ar thr pb 
to ground faults, phas to phas faults and single phas fault. For each fault condi ti 11 
'ollsid r d both th phas m asurement and modal components ar pre nt d ami 
discus d. 
3.2 Fault Events on Three Phase Systems 
On a thr phase yst m the surg impedance for a 11 phas is made up of not only the 
self imp dan of the conductor but also by the Illutual irnpcdan e that exists b twe n 
neighbouring c nductor . The urg imp dance i xpr d in matrix form to r lat 
th phase voltages and phase un nt t th elf imp dan and mutual impedanc that 
32 
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exist between each phase. For a single propagating three phru; voltage and current wave 
the three phase voltages are relat d to the three pha 'e current as: 
[V] = ± [Z8][I] (3.1) 
Where Zs equal: 
Zaa Zab Zac 
[Zs] = Zba Zbb Zbc (3.2) 
and the sign depend on t he direction of propagation . Defini tion of symbols can be 
found in appendix A. Similarly the fault r sistanc an b xpr ss in matrix form by 
using the fault conductance matrix developed by [56] which allows ev ry ombiuat ion 
of short circuit fault condition to be express d. The fault conductanc matrix, [YI] is 
defined as: 
_1_ + _1_ + _I_ I 1 
Raa R ab R ae - R ab - Rae 
[Yj] = I _]_ + _1_ + _]_ 1 (3.3) 
- R ab RbI! Rab Rbc - n;;;, 
] 1 1 + 1 + I 
- R (.1(, - R cb R ec R;;;; rr;;;, 
Fig. 3.1 show a graphi al interpr tation of the fault conductance matrix. 
Expressions for the initial voltag and curr nt traveling waves can be derived in similar 
manner to the single phase transmission line in Appendix A. Equation (A.27) all be 
written in matrix form by sub. tituting the conductance matrix for the fault resL tan e 
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.-____ ~ ~ - - - - - - ~ ~ - - - - - A ~ ~
>r-___ ~ ~ ~____ ___'c"_ 
~ ~__ ~ ~ ~____ ~ ~ ~____ ~ B ~ ~
R.. Rbb 
FTG UR.E 3.1: Representation of the rault conductance matrix 
and the impedance matrix for the line surge imp dance u ing the notatioll used in 
Appendix A. 
The total voltage across the fault i : 
(3.4) 
The total fault current, [If] is given by: 
[If] = 2[Id (3.5) 
(3.6) 
Substituting for [IfJ in equation (3.4) gives: 
(3.7) 
where [UJ is the unit ma.trix. 
Similar ly, the ini tia.l current wav [I]] is given by: 
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(3.8) 
(3.9) 
3.2.1 Reflections at Impedance Discontinuities 
Th analysis that is performed in Appendix A for refi ction at impedanc eli. continui ties 
on a single phase system is repeated u, ing matrix notation to r pr ent the imp dance 
matrix of the t ransmission lines, The incident and reft cted vol tages and currelJ t at a.1J 
impedance discontinuity are related as: 
[Vt] = [l-'i] + [V;.] (3,10) 
(3. 11) 
The currents are related to the voltages as: 
(3.12) 
(3.13) 
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(3.14) 
Sub tituting into equation (3. 11) and r arranging give: 
(3.15) 
wh re the voltage reflection coefficient is 
(3.1G) 
3.2.2 Reflections at Fault Locations 
By substituting for Zb in equation (3. 15) for the parall I ombination of the faul t con-
ductanc matrix and the line surge impedanc matrix and r arranging giv s: 
(3.17) 
or 
(3.1 ) 
where the voltage r ft ction oefficient Tj is giveu by: 
(3.19) 
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3.2.3 M odal M ix ing 
The modal voltage reflection matrix [Pvm] and modal current reflection maLrix [Pim] call 
be expres ed in term of the phase r fl ection matrice. a : 
It can be showll [57] that for single phase faults , all reflected a rial wav at t il faul t 
location depend on the total incid nt way on th fault d phal:i. Pu t allot her way 
ground mode ompon nts that arriv at the fault location reflect as both a rial and 
ground mode and vice v r a for aerial mode ompon nt -' arri ving at th fault . Oil of 
the impli ations of this is that it i impo sibl to rnpl tely decouple the a rial and 
ground mode compon nts of a singl phase fault b cau th y mix at the faul t 10 ati n. 
3.3 Simulation of different types of faults 
In th following example an ideali d transmi sion lin of 100 km is simulat d wh r a 
fault ha occurred 60 km from th ourc. To ke p th exarnpl "impl ) th far lid of 
the trallsmis, ion lin is left open cil' uit and the source is ollsider d id a1. At the opell 
circuit termination of th tran. mi sian line fault current traveling waves will be l' ' i1 . 'tctl 
with a oeffi i nt of -1 and at the ideal source th y will be refl cted with a oeffici nt of 
1. Th point fob rvation wh re th high frequen y current i m asur d is th s urc . 
The high frequency wave ar xtract d by applying a high pass Butterworth tilt r with 
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a cut off frequency of 1 kHz to remove the pow r [r quency omponents alld a low pass 
anti aliasing filter with a cut off frequ ncy of 500 kHz . A ampling frequency of 1.25 
MHz is used which is the same as what is used in commercially available trav ling wave 
fau lt recorders. The simulation is run until st ady state conditions hav been met before 
the fault is applied. A one-line diagram of the simulation is shown in Fig. 3.2. 
IOOkm 
60km 
FIG RE 3.2: One-line diagram of impJ transmission Jin 
3.3.1 B alanced three phase and balanced three phase to ground fault 
All exalllple of the traveling wave pattern produced for a three phas fault is hown in 
Fig. 3.3 which shows the measured phase currents for each phase. During a three phas 
fault ignificant traveling waves are produc d on each of the phas s. Th amplitllde of 
the initial trav Jing waves can be 1 termined by equation (A.2 ). 
Since the transmission Jine under consideration is an ideally transpo d transmissioll 
line, th modal components can b calculat d using Clark' 'fran. form matrix. Th 
modal ompon nts of th phas currents ar hown in Fig. 3.4. There is no signifi cant 
mod 0 or ground mod component bccaus the thr e pha 'e fault i balanced and the 
ground rnode currents sum to zero. 
The waveform is therefore very easy to follow; a trav ling wav is tup which p riodi ally 
travels between the ouree and the fault location. The amplitude of the wave gradually 
decreases as a result of the attenuation of the line. 
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3.3.2 Phase to phase fault 
The results of a phase A to phase B fault is shown in Fig. 3.5. Sillce the fault only occur, 
between phase A and B, phase C is unaffected and shows no significant high frequency 
components. There is not a path to ground so the traveling waves only propagate in the 
phase A and phase B conductors. The waves in the faulted phases are very similar to 
those found in the three phase fault. 
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FIGURE 3.5: Phase currenLs of phase to phase fault 
3.3.3 Single phase to ground fault 
The results of a single phase C to ground fault are shown in Fig. 3.7 and Fig. 3.8. III a 
single phase to ground fault there is a significant ground mode component. Recall that 
waves traveling through the ground suffer greater attenuation and distortion as a result 
of the higher impedance of the ground conductor. Comparing the initial wave front of 
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the faulted phase for both the pha current and the model components it call beo seen 
that it is po sible to succe sfuIly decouple the aerial and ground mode components of 
the wave. However, it is not pos ible for waves which have been reflected from the fault 
location because of the modal mixing that occurs. 
3.4 summary 
In this chapter consideration was given to fault events on a three phase transmi sion 
line. Simulation results for different types of fault on and idealised transmission line 
were presented and it was shown that single phase to ground faults have a significant 
ground mode component that suffers greater attenuation and di tortion than the aerial 
mode components. Modal mixing ' hould be taken into consideration when ground mode 
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propagation arc present because all reflections aL the fault location are dependellt on it. 
FUrther details are given in appendix A. 
Chapter 4 
Time Tree Analysis of Power 
Networks 
4.1 Introduction 
Time tree analy i is a imulation method ba ed on ke ping track of all traveling waves 
that exist on a D twork following a disturbance. It us . the principle of the Bewley lat tice 
diagram which is a visual representation of wave propagatiolls and poiuts of l' ·f] 'C(,i OIl 
in the network [38J. Lattice diagrams can be drawn by hand for simple networks but 
soon become impractical for more compl x n twork configura tions. Time t l'e allalysis 
u es a computer program to k ep track of th wave propagation . 
In recent y ars ther has been an increa. ed interest in applying opt imi. a.tion techniques, 
such as genetic algorithm , to power systems [12 , 55J. G n tic search algori thms aTe 
capabl of quickly findin g th optimal olution to a problem wi thin a mult i-dim nsional 
solution space. 0 faJ' g netic ear h algorit hm hav not been appli d to traveling wav 
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fault location. This is partly due to th relatively long computation times of traveling 
wave imulation . 
In this chapter time tree analysi. is combined with a genetic search algorithm to f-
ficiellt ly identify t he most likely locatioll of a fault on a branched distribution line as 
simulated using th ATP j EMTP simulation softwar for a vari ty of ffl.ul t cOlKHtions. 
4.2 ATP /EMTP simulation software 
ATP /EMTP [58] is a popular imulation software u ed for accurately . imulating higll 
fr quency transient events. It is capable of modeling th fr quency depeJldellt distribu ted 
nature of transmission lines and multi modal propagations. Transmission lill scan ither 
b modeled as lumped paramet I' pi sections or as di tributed par'am ter models. The 
JMARTI [581 di tributed parameter transmission line was us d in this study to model tlIc 
transmission line sections which calculat s the line parameters based on the geometry 
of th line and the surrounding medium. It u es a con tant modal transform matrix 
calculated at a frequ ncy representative of trav ling waves. The simulation model was 
created using ATPDraw [59] a graphical pI' processor to the ATP simulation engine. 
ATPDraw allows the user to create network configuration by dragging and dropping 
network componeuts together. It th n creates the relevant ATP inpu t files for th ATP 
simulation engine. The output file of the ATP simulation were first proces. ed using the 
PlotXY program which converts th data into a format suitable for Matlab . All further 
signal processing was performed in Matlab. 
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4.3 Time Thee Concept 
The lattice diagram was first introduced by Bewley as a met.hod of keeping track of 
surges following a lightning strike on a transmission lin [38]. The diagrams soon be-
come too complicated to follow when the number of branches in the network is incr ased. 
Time trees are a formal way of representing the wav s that propagat. on a lattice dia-
gram. Originally time trees were propos d as a method of simulating surge events such 
as lightning strikes [60, 61]. As computing power incr a ed , time tre te'tllliqucs were 
abandoned for more sophisticated methods which took into account uch phellomcna 
as modal propagation and th frequency dependent natme of attenuation . In a Im'ge 
number of situations , the results of time tr e simulations how a high degree of on-e-
lation with the simulation result of more sophisticated si!1lulation packages. This was 
recognised by [4], who propo ed using time tr s to locate fault , ba, d on traveling wave 
data on transmission network and subsequently [9] on distribution lines . 
The main advantage of time tree analy i over other simulation methods is th speed 
at which the simulation can be ex cuted and the ease at which the network can be 
reconfigur d to represent a different fault condition. These two factors have led to the 
idea of combining time tree analysi with a g netic search algorithm to autonomously 
seek out the corr ct fault location. 
There are a number of different ways time tree analysis an be implemented [4, 60, 61]. 
The method used in this work and presented in this chapter is based on [61]. Con ider 
the very simple example network shown in Fig. 4. 1 which shows a di tribution line with 
an ideal source, on sub feeder , and open circuit terminations at nod s N2 and N3. A 
fault has occurred 20m along branch B2. 
Chapter 4. Time Tree Analysis Power Networks 47 
NO Nl N4 N3 
Source .. ~ ~__________ ~ ~________ ~ . . ________________ ~ ~
BO (30m) B2 (GOm) 
ole 
B1 (40m) Fault 20m from N1 
ole 
N2 
FIGURE 4.1: Diagram of imple di tribuLioll line (branch lengths are shown ill lIletres) 
It will be a sumed that the network represent a ingle phas di ' tribution line and that 
the impedances of ach section of transmi sion line are all the same. The fault induces an 
e.mJ at the fault location. equal and opposite to the pre fault teady state voltage and in 
series with the fault re i tance at the moment the fault occurs. The uddeu application of 
an equivalent e.mJ at the fault location cau es traveling waves to propagate away from 
Lhe fault location. When the propagating transient moeL impedance dh;colltiuuities 
at line termination or junction. reflected and transmitted wave are creaLed as the 
transient propagate through them. 
To illlplemellt this scellario as a computer program, a di tancc-branch array is created, 
similaT to the olle shown in Fig. 4.2. The distance branch array keeps a record of all 
the traveling waves propagating on the network. Each colulIlll of the distallce branch 
array represents one unit of ditance. The branch lengths for the example in Fig. 4.1 
where cho en to be very hort 0 that it was pos ible to show a good proportion of 
the distance-branch array on one page. The unit of distanc(' is related to the ampling 
frequency of the time tr e analysib and the velocity of wav propagation (VoP) ru : 
6d= ~ ~fs (4.1) 
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where tSd i th unit of di tance, v i th VoP, and is is the arnpling frequ llCy. Th 
unit of distance is chosen to be 10 metre and the VoP i fixed at 3 x 10 m / s which gives 
a sampling frequency of 30 !vlSPS. If a different VoP is required for all or pmt of tile 
network, th branch length in the network can b aIter d accordingly. Bran h I ngths 
are rounded to th nearest 10 metr s. 
The time tree network i defined in terms of nod s, branche , tub r istallce. and nod 
pairs. A none i. nefinen ru any point in the net.work where t.here is a tenllillatioll or 
int rsection of trausmi ion line or dis ontinuity in urg impedance, such a at til fanlt 
location. Each node has a node ID and nod nam a a iated with it . 
A branch is defined as a 1 ngth of transmission line with no junction or hang in urge 
impedanc along its length. Each branch has a bran hID , branch length, impeda.nce 
and Node ID 8. ociat d with it. Th node IDs at either nel of th bran h ar r ferred 
to as nod 1 and node 2. 
A stub resi tance i defin ed in terms of the nod ID wher it i located and a r sistan e. A 
stub resist an e can be add d to any nod in the network . The stub r si tanc repr s nts 
a hunt resi tor to ground. 
ode pair ar used to describe a particular direction of propagatioll along a brall h. 
The node pair has as ociated with it a tart node, an nd node, a branch I' llgth aud a 
refl e tion oefficient. The tart nod and nd nod dictat the dir tion f propagnti n 
and the r ft e tion coeffi i nt deterrnin s how a wave is refl ected on e it has r ached the 
end node. The r flection co ffici ent for each node pair is cal ulated based on th other 
branch s or tub resistances onnect d to the end node. 
To rep res nt a fault on the 11 twork , the bran h containing th fault i 
into two bran h whi h are conn cted via a common node call d th fault nod. When 
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a fault is impo ed on a network the node pair objects are updated to refled the n w 
network configuration . 
For each branch in the network, two rows (node pairs) are add d to the di tance-brallC'h 
array representing both directions a wave can propagate. Th distance-branch array i 
initialis d by inserting a pul e, created by the fault , in tli(' fir:'lt c:olunm (11l t.ll!' )'OWH 
where the start node is qual to the fault location (i .. fault node). 
Now that the branch array has been initialised , each element in the arra can b pro-
c ssed, starting at row 0, column 0. F\lrther action ne d ollly b tak n if an array 
elem nt ha a Ilon-zero value. Additional pulses are ent red into the distallcc-brallch 
array on the rows which have the same start nod as the end nod of th CUlT nt row 
being evaluat d . The column in which the pul e i enter dis det rmined by the urrent 
column plus the length of the branch bing evaluated. Multipl pulse' that are elltered 
into the same array element ar added together. 
Start End Length R T 0 10 20 30 40 50 60 
0 1 30 -1/3 2/3 
---
-2/ 3 
1 0 30 - 1 0 2/3- r- 2/9 
1 2 40 1 2 / 2/3- / 2/9 
2 1 40 - 1/3 2/3 // ~ ~ 2/3 
1 4 20 
- 1 0 IP /I - 1/3 ", lP" ......... - 1/9 
4 1 20 - 1/3 2/3 )/ 1"-. --... 1/3 ~ ~
3 4 40 
- 1 0 1Y "-. 1 
4 3 40 1 2 1 0 
FIG RE 4.2: Distance Branch Array Voltages 
The distance-branch array for the example in Fig. 4.1 is shown ill Fig. 4.2 . The faul t 
node i node 4. The first non-zero values are in column ° which l' present the initial 
pulse generated by the fault ev nt. The initial pulse travels towards the op n circui t 
termination of bran h B2 and toward the junction of branches BO, B1 and B2. The 
pulse that arrives at the open ircuit termination i. refie ted with a value of + 1 while 
the pulse that arrives at the junction generates a reflected wave with an amplitude of 
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-1/3 and transmitted waves with an amplitude of 2/3. The r fl eet d wav s travel back 
towards the fault location while the transmitted waves travel towards the source NO and 
open circuit termination 2. The process of wave r flection and transmission rep atB 
until all the nergy in thc wave is di sipated to a negligible I vel or th total simulation 
time is achieved 
The voltag pu1 pattern at a particular observation point can be extracted from the 
distance branch array by summing together all the pulse at th observation nod for 
each unit of di lance. Th CUlT nt pul patt ru call be extracted by summing the 
pulses entering and leaving the ob rvation point for ea h unit of di. tance. Th positiv 
direction for current flow is defined as leaving a nod as hown in Fig. 4.3. 
NO Nl N3 
Source _ .... ----.... _ ... -----------...... ~ ~
BO (30m) B2 (60m) 
o/c 
B1 (40m) 
o/c 
N2 
FIGURE 4.3: D picLion or current flow 
To xtract the vol tag pulse pattern only an observation node needs La be specified. 
However, to extract the current pulse pattern, an ob I'vatioll branch must also be 
sp ified b caus the observation node may have more than on bran h connect d to it 
such a node 1 in th pI' vious example. In ither case th resulting pulse pattern is 
the id a1 fault impulse re pon e of the network. The impul es repr sent the wavefronts 
or the impuls re pon e to a step voltag change th r for the total voltag or IllTent 
at t he ob ervatioll point can be obtained by integrating the fault impul. r spons . Th 
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ideal fault current impulse response is shown in Fig. 4.4 and the cumulative integral of 
the current impulse response at the observation point is shown in Fig. 4.5. 
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FIGURE 4.4: Ideal fault current. impulse at observation point 
4.3.1 Comparison with ATP simulation 
The network in Fig. 4.1 was simulated ill ATP using the JMARTI distributed parameter 
model for the transmission lines. The branch lengths were increased so that BO was 3 km, 
B1 was 4 km and B2 was 6klll. A sampling frequency of 1 MSPS was used to simulate 
the network. The current observed at the source was exported to Matlab where it was 
high pass filtered using a ingle pole Butterworth filter with a cut off frequency of 100 
kHz to extract the traveling wave data from the power frequency. The data could also 
be low pass filtered or filtered with a more sophisticated filter response to model the 
transfer fUllction of the tran ducer used to extract the traveling wave data on a real 
~ y s t e m . . The filtered data was re-. ampkd at the' same sampling frequency a the time 
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tree program (30 MSPS) so that direct correlation could be made between the ATP 
simulation data and the time tree simulation data. 
The time tree response was created by performing a sample and llOld on the ideal fault 
il11pulse response, to obtain the current at the observation point, and high pass filtered 
with the same 100 kHz Butterworth filter. The result wa then low pas filtered wiLh 
a cutoff frequency of half the original sampling frequency of the ATP simulation (500 
kHz). 
To measure the similaxity between the two signals a cross correlation was used. Recall 
from chapter 2 that the cross correlation function of two signals, x(t) and y(t) is defined 
as: 
1 (TO 
Txy(T) = To J
o 
x(t)y(t + T)dt (4.2) 
Chapter 4. Time The Analysis Power NetwoTks 53 
The cross correlation function i a measure of the similarity betw en a ti me la.gged 
version of one of the igna.ls. However for the purpose of corr lating the ATP simulatioll 
data with the time tree simulation data, we are only intere ted in a single correlation 
co 'fficient , cakulaten when t!Jc illiti rtl pulses ill ea.ch wa.vdorm are in aligl1lll nt. The 
ATP simulation data and time tree data i normalised betwe II -1 and + 1 and the 
location of the initial pulse in both s ts of data is defined as the location of the first 
sample to go abov and absolute value of 0.2. 
A comparison of the ATP simulation data and time tr data is shown in ig. 4.6. 
Visual inspection of the waves how a high degree of COlT lation . The calculated corre-
lation coeffici nt of the two sets of data was for a correlation window of 60 micros onds. 
The main difference between the ATP imulation and the time tre simulatioll is that 
the attenuation and pha . 11ift of the traveling wave cau d by the transmission Jille 
parameters was not taken into consideration in the tim t1'e model. Attenuation anel 
dispersion could be included in th tim tree mod I but would significantly add to the 
overall computation time. The main objective of the time tre model was to produc a.n 
approximation of the traveling wave 1'e ponse which is 'good nough ' to allow discrim-
ina.tion of different fa.ul t locations with minimum computation. A short omputation 
time means many fault conditions can b valuated in quick sue , ion making the tinp 
tree analysis suitabl for use with a genetic search algorithm. 
4.4 Genetic Search Algorithm 
A genetic algorithm is a search technique 11 ed to s ek out the optimulll olutioll to 
a problem using the mechanics of natural sel ction. Each parameter of the solution 
is encoded as a binary string, in such a way that for each po sible solution , a uniqu 
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numerical gene exists. An initial population is created, usually at random, of genes 
representing possible solutions. For each gene, a value of fitness is calculated which is 
a measure of how well a particular solution satisfies the problem being optimised. The 
fitness function is chosen such that the fitness values lie in the range 0 - 1, where 1 
represents a perfect solution. Gelles are selected to form the next generation of popu-
lation ba.c;('d on their fitnpss valu('s. G('nes with a high<'f fitn('ss value, on average, tend 
to survive whilst genes with lower fitness values do not. Genes that are selected for the 
next generation undergo a process of 'cross-over', which is a method of combining two 
genes to produce a new gene containing components of both its parents, and a process 
of mutation which introduce random genetic variation. The selection, cross-over, and 
mutation of genes continues over a number of generations until the algorithm converges 
on an optimum solution. A technique which can improve the performance of a genetic 
algorithm, called elitism, ensures that the best solution from each generation is passed 
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onto the next generation. The operation of the genetic algorithm i. depicted in Fig. 4.7 
Repeat for 
Population Size 
F IGURE 4.7: Diagram depicting operation of genetic algorithm 
4.4.1 Selection 
There are a number of methods that can be used to select genes from the currellt 
population. Two popular methods are tournament 'el ction and average selectioll. In 
tournament sel ction, two population member are cho n at ralldoIIl and the one with 
the highest fitness value is selected. III the average sclccLion method, a population 
memb r i eho en at raudOlll but is only selected for the next gen ration if it is above 
the average fitnes value for the population. If it is below the average fitness of the 
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population then another member is chosen a t random. The process continucs nn t il a 
member with an above average fitne s value i found. The avcrage selection Illct lJOu is 
more computationally expen ive than the tournament selection Illethod bu t populations 
tend to converge faster if averag s lection is used [62]. 
4.4.2 Crossover Operation 
There a.re also a. llumher of uiifercnt cro::,suver opcratiolls available. The simplest eros. over 
method is called one-point cro over. This works by selecting one poiut ill th gene at 
random . The llew gene is created from gene 1 up until t he crossover POill t at which 
point it is made up of gene 2. The method can be extended to til mul t i-point crossover 
method which has two or more points of crossover. An alternative m -thod is uniform 
crossover where the likelihood of each bit of t he g ne being elected for the new gene is 
equally as likely. In other words, for each bi t in the gene, a random numlJer i. generated 
between 0 and 1. If the random number is below 0.5 then the bi t from g Ile 1 is selected 
else the bit from gene 2 is selected. 
4.4.3 Mutation 
The mutation operator introduces random geneti va riation into members of the popu-
lation . It is implemented by randomly changing bits in a gene from 0 to 1 or vice v rsa. 
Thi introduces new gen ti material which was not necessarily in the original ini t ial 
population allowing more of the olution space to be explored. Mu tatioll has a negative 
effect on the abili ty of a population to onverge and therefor should only ccm at a 
relatively low probability of the ord r of between 1 - 10 o/c [62]. 
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4.4.4 Application to Traveling Waves 
To apply genetic s arch techniques to traveling wave fault location , the faul t locatioll 
and fault resistance must be encoded in the gene used for the genetic algorithm. T he 
fau lt location is ellcocled using t he fau lted branch ID and t he distance frolll node 1 of the 
faulted bl'allCh to the fault locatioll. Thc' remit rdkct ioll codticic'1I1 is c ~ l l : o c k c c , , iUS1.c!Hcl 
of the fault resi tance, so that th genetic algorithm covers all pO' ible short circuit falli t 
resistances regardless of transmis ion line impedance. The faul t resis tance fo], a specific 
transmission line impedance can be calcu lated from the fault refkcti on coeffi cient using 
equation (A.30) . The structure of t he gene look like: 
Gelle = [Fault Branch IDl!Fault Dista.uce][Fault Rdiectiull CodliciCllt] 
The number of bits used to represent the fault refl ection coeffi cieut determines the 
resolution to which the fault resi tance can be predicted. The same is trne for the fault 
dista.nce but thc rcsolnt.ion is also limitcd by t Il(' cffC'ctiv0. sampling frequency of t he tim 
tree progran1. 
A genetic algorithm i linked to the specific problem being op t im. ed by the fi tnes 
fun ct ion . In thi case the fitness fun ction is the cross correlation of the ATP simulation 
result and the time tree imulation result as described in section 4.3.1. The correlatioll 
(;(wffic:i 0.ut ha.<; a. ra.ng(' bC't.wcen -1 a.nci1 where 1 l'I'pI'Psc'nts It p erfect po itive correlation , 
-1 r presents a perf ct n gative correlation and 0 represents no correlatioll at all. Th 
genetic algorithm requires t he fitn ss value to lie in the range 0 - 1 so the absolu t 
value of the correlation coeffi cient i us d for the fi tne s valu . Whcn the time trce 
simulation fault impul e respOll e i produced for the correct fault condit ion th re will 
b a maxi rnum correlation with th ATP simulation impulse r r ~ p o o s e . .
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Two correlat ion lengths were inve tigated. Th firsL was a variable length correlfttioll 
window , et to twice the distance from the observation point to t he fault locatioll (ClJouglJ 
to include the wave reflect d from the fault location) and the. econd , wa a fixed I ngth 
correlation window, et to twice th maximum po 'ible faul t dista llc frolll the observa-
tion point. In other word , twice the distance to the furthest point Oil the network frOlll 
the observation point . It was found that both 'chemes gave a global lllaXinllllll corre-
sponding to the fault location but, the variable length correlatioll window, introd uced 
many more local maxima at other locations in the solution space. The fixed correlatioll 
length window was cho en for the genetic algorithm because th re wa . less likelihood of 
the genetic algorithm mi taking a local maxima as the optimum solution. 
4.4.5 Choice of parameters 
There are a numb r of parameters and methods that must be chosen for a genetic 
algorithm including population ize, mutation factor , gene selection method alld gene 
cro. -over method. Th re are no set rules for choosing these parameters and ill man.v 
cases there i a trad off between computation time and performance. The parameter 
which llas the most infiuem: ' on the performance of the genetic algorithm is the choice 
of population size. If the population size i too mall then it could converge on a local 
maximum as oppos d to the global maximum. If the population size is too large then the 
computation time will become ex e sive. Larger population sizes take more generations 
to converg , further increasing th computation time. 
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4.5 CELESC distribution line 
To evaluate the algorithm a relatively simple distribution system WFIS cho, en. Network 
schematic for a imple distribu ion line were made available by the CELESC power 
company. CELESC operate a ll the di tribution networks in tIle Santa Catarilla. regioll 
of Brazil. A one-line diagram of the distribution lille is showl1 in Fig. 4 .. Detail of the 
branch lengths are given in Table 4. 1. The distribution line runs along a beach providing 
power for residential customers and a few small businesses. The lel1 gth of the distr ibution 
line is relatively hort , especially the lengths of , Olne of the sub-feeders. However, t he 
topology of the network , is similar to what would be found for a large nUlllber of rural 
distribution lines. Tests were successfully performed using 101lg ub feeclers bu t the 
results are not shown h reo The ability to perforlll accurate single-ended fault locatioll 
on rural distribution lines can significantly reduce the amount of time and money spent 
dispatching repair crews in what can be difficult terra.ill to access. Rura.l distributioll 
lines often only erve a few customer 0 it is hard to ju tify th e fin ancial inv st lllent 
of a multi-ended faul t location cheme that would require a communicatioll channel. 
Radial network topologies are particularly vulnerable to disruption from permallellt 
faul ts because there is no alternative route from which power can be supplied. A fault 
close to the start of th distribution line r ult in the majority of customers being left 
without power until the fault is located and repaired. 
Four fault locations a.r marked in Fig. 4. which are used to evaluate the performallce of 
the time tr e analysi and genetic search algorit hm. The fault locations were chosen to 
test do e up (fault 1) and far nd faults (fault 4) a well a N fault on sub feeders (fault 2) 
and faults near the middle of the distribution line (fault 3) . Fault 2 and 3 were chosen 
to be clo e tog th r in cUstanc from the observation point to see how easy it was for 
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Fault 1 Fault 3 Fault 4 
Nl N3 N5 N7 N9 
B2 B4 B8 NIl 
1:0 o::l 1:0 o::l 
t...l VI -.J '-D 
N2 N4 N6 
Fault 2 
N8 NIO 
FIGU RE 4. : One lin diagram of rural CELE BC di. tribut ion line 
the genetic algorithm to different iate between them. Details about the 10 ati 11 of the 
faults along the branche are given in Table 4.2. Th brrulch lengths ill the t ime tree 
simulation are round d to the clo t 10 metres b cause this is t he distance resolu tioll of 
th time tree program. 
Branch ID Actual Length (m) Time Tree Length (m) ode 1 Node 2 
BO 1335 1340 0 1 
B1 197 200 1 2 
B2 743 740 1 3 
B3 617 620 3 4 
B4 4 7 490 3 5 
B5 172 170 5 6 
B6 643 640 5 7 
B7 63 60 7 8 
B8 5 9 590 7 9 
B9 295 300 9 10 
blO 2345 2350 9 11 
TABLE 4.1: Details of branch lengths 
For each of the fault location , three phflSe to ground, inter phase and single phase 
faults were simulat d. Simulation were p erformed for 0, 100, 500 and 1000 ohm fault 
resistance. The effect of a fault inception angl lose to zero is a well known limitation 
to traveling wave fault location becaus the fault transient signal generated fl.r very 
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Fault ID Faulted Branch Di tance from Node 1 (m) Locatioll ID 
F1 BO 800 80 
F2 B5 100 343 
F3 B6 200 370 
F4 BIO 1200 625 
TABLE 4.2: Detail of faulL locaLions 
small and difficult to detect. An alternative approach would be necessary for idell t ify illg 
near zero inception angle fault . Howev 1' , for the time tree cheme to be a viable fault 
location scheme, reasonable coverage of fault inception angles must be provided and it 
must be able to cope with fault inceptioll angles that are less than half the angle that 
produces the maximum fault transient. A fault inception angle of 30 degrees was chosen 
for each fault condition . 
1 
00 
v, 
VI 
FIGURE 4.9: Tower con fi guration for CELBSC di . t ribu tion lines 
Fig. 4.9 shows the tower configuration for the distribution line. The parameters for the 
tower confi gurat.ion were input into ATP and the JMARTI program wa us d to gellerate 
the line parameters. Fi lei measurements made in Brazil fou lld that the earth resistivity 
was approximately 100 ohm metr s. The time tree imulation has an .ffpctivp. samplinp; 
frequ ncy of 30 M P S. Therefore a simulation time step of 2 x 10- 7 sees was chos 11 for 
Chapter 4. Time Tr'ee Analy is Power Networks 62 
th ATP simulation which i equivalent to a samplillg frequellcy of 60 1\1 PS to c llsnre 
that th performance of the g netic algori thm was not limited by t he resolutioll of t he 
ATP simulation. 
The correla tion method used to compare t he ATP and time tree si ulUl flt ioll data was 
the arne as that described in tion 4.3.1. The t i1Jl tree program produces oll ly olle 
traveling wave respon e, 0 for ach fault condition , one of the faul t d phas s is hosell 
for comparison with the t ime t r simulation . 
The ATP simulation results w re fir t low-pas fi lt red to prevent aliasing, and tll ell 
re-sampl d at he sam a mpling frequency a the time tr simulation . The low-pass 
filter has a cut-off fr equen y of ] 0 MHz which i typical of nex t generation Rogowski 
coi ls which can m asure the current directly on the high voltage ::l ide. The travel illg 
waVCR wcre extracted n . ing a high pass fi lt er with a cn t.-off fr('q uency of 100 kHz to 
r move the power frequen y componellts . 
The surge impedance of t h line i f1' quency depelldent. The trau. mission lin . urg , 
impedance as calculated by t he J IARTI program We 933 ohms at 500 kHz. Thi va lu ' 
was used to calculate the equival nt fault reflection coefficient value which fI,rc shown 
in Table 4.3. 
Fault R e i tance Fault Refl ction Coeffi cient 
o -1 
100 -0 . 2 
500 -0.4 
1000 -0.32 
TABLE o.l .3: FClulL re fl ectioll coeHiciem ' 
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4.5.1 Three phase faults 
Three phase faults are the simplest faults to analyse because all waves travel as aerial 
mode component . Ground mode component are generated on each phase but, becawie 
the fault is balanced, they cancel each other out. For the same reason 110 modal mixing 
occur at the fault location. Anyone of the three phases can be cho en for cornparisoll 
with the time tree prediction. Fig. 4.10 shows both the ATP simulation results and 
time tree simulation results for a three phase fault at location 1 for all fault resistances. 
Similarly, Fig. 4.11 shows the re ults for location 2, Fig. 4.12 shows the results for 
location 3, and Fig. 4.13 shows the results for location 4. A summary of the correlation 
cocffidcllts is given ill Table -lA. 
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faults at location 1 
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Fault ID Fanl t R ('sistanc(' Correlation Codficicnt 
Fl 0 0.83 
Fl 100 0.84 
Fl 500 0.89 
Fl 1000 0.91 
F2 0 0.97 
F2 100 0.93 
F2 500 0.93 
F2 1000 0.95 
F3 0 0.95 
F3 100 0.94 
F3 500 0.95 
F3 1000 0.96 
F-1 0 0.96 
F4 100 0.95 
F4 500 0.96 
F4 1000 0.96 
TABLE 4.4: CorreJatioll coefficients for 3 phase faults 
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Visual inspection of all the g,Taph show a high degree of correlation betweell the ATP 
simulation and time tree simulation. The difference between the ATP simulation and 
time tree simulation becomes greater the further away the fault is from the observation 
point because line attenuation and dispersion are not modeled in the time tree simula-
tion. This does not severely impact on the correlation coefficient with the majority of 
cases having a correlation coefficient above 0.90. The solution space for each of the fault 
locations and fault resistances is shown in Fig. 4.14, Fig. 4.15, Fig. 4.16 and Fig. 4.17. 
The graphs depict the correlation of the ATP fault transient with every possible fault 
scenario predicted using time tree analysis. Each location on the network was given a 
unique ID so that it was possible to plot the whole solution space on one graph. The 
relationship between each branch in the network and the location ID is shown in Table 
4.5 and the specific location ID for each of the four faults is shown in Table 4.2. The y 
axis shows the ID of each location on the network. The x axis represents the reflection 
eodficicul at thl' fault localioll which has a range frolll 0 to -1. The z axis is the absolute 
value of the correlation coefficient of the fault traveling wave pattern produced in ATP 
with the time tree prediction at that particular fault condition. The absolute value of 
the correlation coefficient is the fitness value used for the genetic algorithm and has the 
range between 0 and 1. 
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For each of the four fault locations, the maximum ridge in the solu tion corresponds to 
the correct location ID . Faults that occur at location 1 result in a ridge which is very 
sharp with fault location either side of the ridge having comparatively low correlation 
values. For all other fault conditions, the ridge in the solution space corresponding to 
the correct fault location has a more gradual roll off. The sharp ridge characteristic of 
faults at location 1 can have implications on the performance of the genetic algorithm 
and will be discussed in more depth in section 4.5.4. 
4.5.2 Inter phase faults 
Inter phase faults produce very similar traveling wave patterns to balanced three phase 
faults. Since there is no conduction path to ground there is no significant ground mode 
components. Either of the faulted phases can be chosen for comparison with the time 
tree prediction. The phase measurements can be used directly without the need for 
modal decomposition. Fig. 4.1 shows both the ATP simulation results and time tree 
simulation results for three phase fault at location 1 for all fault resistallces. Similarly, 
Fig. 4. 19 shows the results for location 2, Fig. 4.20 shows t he results for location 3, and 
Fig. 4.21 shows the results for location 4. A summary of the correlatioll coeiiicieuts is 
given in Table 4.6. 
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Fa111t. ID Fa,nlt R osista,ncr Correla,tion Coefficient. 
Fl 0 0.83 
Fl 100 0.93 
Fl 500 0.97 
Fl 1000 0.97 
F2 0 0.97 
F2 100 0.97 
F2 500 0.96 
F2 1000 0.96 
F3 0 0.95 
F3 100 0.96 
F3 500 0.97 
F3 1000 0.97 
F4 0 0.96 
F4 100 0.97 
F4 500 0.97 
F4 1000 0.97 
TABLE 4.6: orrcl!.ltioll coefficients for ill tel' plmsc I'tLults 
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Visual inspection of all the graphs show almost identical performance as with the three 
phase case. The differences between the ATP simulation and the time tree simulation 
can be accounted for by the line attenuation as explained for three phase faults. The 
solution space for each of the fault conditions is shown in Fig. 4.22, Fig. 4.23 , Fig. 4.24 
and Fig. 4.25. 
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The olution paces are almo t identical to the thre phase fault case. as \Vonld he 
exp cted, and the am conclu ion. C3J1 be drawn. 
4 .5.3 Single phase fa ults 
The analysi of 'ingle phase fault is more complex than th analy is of balallced fa1llts 
and inter phase faults b cause th tra.velillg wave fault ignature contains groulld lIIode 
components. Modal mixing of th aerial mode and ground mode compolleut!:l occurs at 
the fault location becau of the imbalance in th fault. Apart from the illitial tra,v lillg 
wave it i impo. ible to ompl tely separate the IT ct. of ground mode propagatiolls. by 
using a modal tran form , because of the modal lIl ixing at the fault location . However, 
th ground mode component of the traveling wave signal attenuates at a mu h fa t l' 
rate than the aerial mode compon nt. Th time tr progTam does not model the gW\l lld 
mode components or th modal mixing because to do 0 , would ignificantly incl' ase 
the computation time. Th computation mu t b kept short for th time tre analysis 
to work efficiently with tb g netic algorithm . It was found that there was no signi fic ant 
benefit in performing the orrelation using the a rial mode component v r the phase 
HlcasurclllCllts becaus . til' lllodallllLxiug till cffc ted tlte a'l'ial mode component '. Fig . 
4.26 shows both the ATP imulation re ults and time tre imulation result for a single 
phase fault at location 1 for all fault resistance. Similarly, Fig. 4.27 shows the 1'e ults 
for location 2, Fig. 4.2 how the re ults for location 3, and Fig. 4.29 show the r . ults 
for location 4. A summary of the correlation co fficients is given in Tabl 4.7. 
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Fault. ID Fmdt R psista.ncc Corrcla.tion 'ocffiriC'nt 
F1 0 
F1 100 0.12 
F1 500 0.30 
F1 1000 0.43 
F2 0 0.61 
F2 100 0.64 
F2 500 0.73 
F2 1000 0.77 
F3 0 0.62 
F3 100 0.65 
F3 500 0.72 
F3 1000 0.76 
F4 0 0.6 
F4 100 0.72 
F4 500 0.74 
F4 1000 0.76 
TABLE 4.7: orrcla tioll cocffi ci ' l l t ~ ~ for sillgl ' phase fault:> 
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Visual inspection of the waves reveals more difference when compared with the 3 phase 
or inter phase case especially for close up faults. The situation becomes clearer when the 
whole solution space is considered. The solution space for each of the fault conditions 
is shown in Fig. 4.30, Fig. 4.31, Fig. 4.32 and Fig. 4.33. The solution space till has a 
ridge corresponding to the correct fault location but the maximum in the solution space 
occurs at a higher fault resistance. The impact of the ground mode components can be 
crudely modeled by an additiollal re istance in series with the fault resistance. The most 
important re ult i that the maximum in the solution space occurs on the ridge relating 
to the correct fault location. Accurately locating the fault is the most important goal 
of the genetic search algorithm, the exact fault resistance is of far less importance. 
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4 .5 .4 P erformance o f Genetic A lgorithm 
Ext.ensiv testing of different combinations of genetic algorithm paramcters was per-
formed. A tated in ection 4.4.5, the choice of population size has thc greate t illlpact 
on the performance of the genetic algorithm. If the population size is too small then the 
gell('tic algorithm ('an fail to fiud the optiUl1Ull sollltioll, if the populatiou size is too large 
then excessive computation time is required and the population is slower to cOllvergc 0 11 
the optimum solution . It was found that for the network under consideration, a popula-
tion size of 100 gave consistent re ults. The genetic algorithm arrived at approximately 
the same location and fault re istance every time it was run . If the population sillc was 
lcss than 100 thcn th ' genetic algorithlll cOllvcrged to different solutions depend ing on 
the seed used for the random number generation within the genetic algorithlll . If the 
population size was made greater than 100, the g netic algori thm still cOllverged to the 
same optimum solution but took mol' computation and a larger number of gen ratiollS 
to converge. 
For each fault condi tion the genetic arch algorithm was run wi th a population size 
of 100 and a mutation factor of 0.05. In all case the pha e current measurements of 
one of the faulted phases was us d in the correlation calculation for the fi t ness function 
of the genetic algorithm as opposed to one of the aerial mode components. Uniform 
crossover was us d for the genetic eros 'over operator and to ensure the be t solution for 
each generation was passed down to the next (elitism). The resolution of fault locatiou 
was encoded to t he nearest 10 metre and the fault reflection coefficient had are. olution 
of 0.01. Fault resistance resolution is not a requir ment for correct fault location and 
the end xperienc has shown a lower r olution could be used. 
The performance of the gen tic algorithm was evaluated at a number of levels. The first 
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measure of success was whether the genetic algorithm managed to correctly identify the 
branch on which the fault occurred . Secondly the error between the predicted 10catioJl 
and the actual location was calculated as: 
. de - da locatIOn error = do x 100 (4.3) 
Where de is the estimated distance from observation point to fault location alld dCL it; 
the actual di tance from observation point to fault location. Thirdly, the error in the 
fa.ult rdlnction cO('fficient a,lJ(llww'C' fault, rC'sistall l.C' wa.'"! calculated a : 
reflection error = (estimated reflection - actual refl ection) x 100 (4.4) 
Table 4.8, Table 4.9 and Table 4.10 show the performance of th genetic algori thm for 
three phase faults, inter phase fault and ingle phase fault respectively. The tables show 
the fault location alld fault resistance predicted by the genetic algorithlll . For all fault 
conditions the genetic algorithm identified the correct branch containing the fault. The 
location of the fault along the branch was e timated in the majority of case' to within 
0.5 % of the line 1 ngth or better which translates to an accuracy of 30 metres. Th 
error ill the fault refi ectioll coefficent is approxillltaley au order of magnitude greater 
than the error in th faul t location. The reason for this is that the reflection 0 - ffiecien t. 
is determined by the amplitude of the refl ected wave and ince attenuation has Hot been 
modeled in the time tree simulation, there is a difference betwe n the amplitude in the 
ATP simulation and the time tree simulation. 
The results show that ther was one occasion when the geneti algor ithm struggled 
to locate the corr t fault location. This occurred for a ingle phase 1000 ohm fa.ult at 
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location 1. Recall that the ridge in th solution pac for thi particular faul t COJl(Jitioll is 
very sharp' neighbouring fault locations have comparatively low correlat ion cocfficiell t .. 
This makes it difficult for the gen ti algorithm to 'climb ' the ridge to find the optimllm 
.olution. 
The error in the fault l' flection co ffieient for iugl pha e fault \Va v ry large, 92 % 
in one cas . The cau of thi. was the ground mod omponent of the fault which is 
. trongest for low resi tance faults. Altough ground mode propagation wa. not inclucJ d 
in the time tree model, there i still a clear ridge in the solution spae 'orrespolldillg to 
the correct fault location and the re ults of the g netic algorithm show that it i abl to 
correctly locate the fault. 
Fault Resistance Estimated Branch Estimated Location Estimated Reflection Fitness 
Fl 0 0 810 -0.95 0.944992 
Fl 100 0 820 -0.60 0.952007 
Fl 500 0 800 -0.24 0.975457 
Fl 1000 0 790 -0.16 0.967841 
F2 0 5 130 -0.91 0.965654 
F2 100 5 110 -0.56 0.960325 
F2 500 5 90 -0.28 0.969515 
F2 1000 5 90 -0.16 0.967245 
F3 0 6 190 -0.91 0.926776 
F3 100 6 200 -0.60 0.972848 
F3 500 6 180 -0.28 0.976636 
F3 1000 6 180 -0.19 0.974409 
F4 0 10 1220 -0.95 0.971117 
F4 100 10 1190 -0.58 0.976409 
F4 500 10 1190 -0.23 0.980826 
F4 1000 10 1180 -0.14 0.979176 
TABLE 4.8: Performance of Genetic Algorithm for three phase faults 
Error (%) 
Branch Distance 
pass 1.23 
pass 2.43 
pass 0.0 
pass 1.23 
pru;s 1.12 
pass 0.37 
pass 0.37 
pass 0.37 
pass 0.36 
pass 0.0 
pass 0.72 
pass 0.72 
pass 0.40 
pass 0.20 
pass 0.20 
pass 0.40 
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Fault Resistance Estimated Branch Estimated Location Estimated Reflection Fitness 
Fl 0 0 810 -0.95 0.944436 
Fl 100 0 810 -0.70 0.976701 
Fl 500 0 800 -0.38 0.982305 
Fl 1000 0 800 -0.24 0.975442 
F2 0 5 130 -0.91 0.9G561B 
F2 100 5 110 -0.79 0.963767 
F2 500 5 90 -0.4 0.969055 
F2 1000 5 90 -0.4 0.955132 
F3 0 6 210 -0.9 0.973393 
F3 100 6 210 -0.75 0.976048 
F3 500 6 180 -0 .31 0.974093 
F3 1000 6 180 -0.27 0.976613 
F4 0 10 1220 -0.95 0.971108 
F4 100 10 1200 -0.73 0.973601 
F4 500 10 1190 -0.37 0.981166 
F4 1000 10 1190 -0 .24 0.980819 
TABLE 4.9: Performance of Genetic Algorithm for inter phase faults 
Error (%) 
Branch Distance 
pallS 0.16 
pass 0.16 
pass 0.0 
pass 0.0 
pass 1.13 
pass 0.38 
pass 0.38 
pass 0.38 
pass 0.36 
p&:iS 0.36 
pass 0.72 
pass 0.72 
pass 0.40 
pass 0.0 
pass 0.20 
pass 0.20 
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Fault Resistance Estimated Branch Estimated Location Estimated Reflection Fitness 
Fl 0 0 790 -0.08 0.628906 
Fl 100 0 800 -0.03 0.6934 
F1 500 0 800 -0.0 0.754002 
PI 1000 0 960 -0.0 0.478818 
F2 0 5 130 -0.2 0.822597 
F2 100 5 90 -0.11 0.837941 
F2 500 5 100 -0.06 0.846202 
F2 1000 5 100 -0.01 0.842841 
F3 0 6 190 -0.28 0.793649 
F3 100 6 190 -0.07 0.80954 
F3 500 6 190 -0.04 0.8147 
F3 1000 6 190 -0.0 0.811332 
F4 0 10 1200 -0 .79 0.733774 
F4 100 10 1190 -0.65 0.738121 
F4 500 10 1180 -0...13 0.74874 
F4 1000 10 1180 -0.36 0.75665 
TABLE 4.10: Performance of Genetic Algorithm for single phase faults 
Error (%) 
Branch Distance 
pass 0.16 
pass 0.0 
pass 0.0 
pass 2.52 
pass 1.13 
pass 0.38 
pass 0.0 
pass 0.0 
pass 0.37 
pass 0.37 
pass 0.37 
pass 0.37 
pass 0.0 
pass 0.20 
pass 0...10 
pass 0.40 
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4 .6 Limitations 
In the previou section it was shown that the time t ree aud genetic search algorithm 
approach to fault location works well for a radial distribu tion system for a variety of 
fault coudi tion. Ther is, however , a limit to the size of the network for which the 
technique is successful. The lengths of the branches, although responsible for attenuatiug 
and distorting the traveling waves have far Ie s of an impact 0 11 the ampli t nde of the 
traveling waves when compared with the number of branches in the Iletwork . Eve)"y 
time a traveling wave i transmi tted through t he junction of three similar tran lllissioll 
lines the resulting wave is reduced to 2/ 3 of the original amplituc\e. Duriug si lllu latioll 
it was fOUlld that is wa.., difficult to identify a fau lt that was more that 6 jUllctions a.way 
from the observation point (Initial wave attenuated to less than 1/ 10). On a real system 
this maybe less becau e of the resolution of the transducer used to measur the trav lillg 
waves. The inception angle of t he fault also impacts the p rfor-mance b cause the fault 
angle determines the amplitude of the initial traveling waN at the fault location. 
One possible solution to this problem would be to incorporate fault recorders at nUlller-
ous locations along th distribu tion lille. However, this would negate the advantage 
of single-ended fault location in terms of requiring the minimum amoullt of equipment 
to install and maintain and also non-dependence on communication between mul tiple 
points along the distribution line. For major urban distribution li lies t here may sti ll 
be th ' financial justificatioll for su<.:h an approa<.:h but for rural distributioll lines which 
serve a small number of customer thi i unlikely to be the case. 
For network that have les than six jUllction between th furthe t fault location aud 
observation point the. ingl -ended t ime tree fault location m thod is a viable cherne. 
For larger networks, measurement frollJ more than one location can be cOll1billed to 
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give complete coverage. Since a communication channel would exist, a hybrid fault 
location technique could be used. The double-ended fault location cherne can identify 
faults that have occurred on the main feeder, by measuring the arrival time of the initial 
traveling wave at each of the fault recorder. The single-ended time tree approach can 
be used to locate faults that have occurred on sub feeder u ~ i n g g the fault travoliug wave 
pattern from the clo et fault recorder , the closet fault recorder being determined from 
the double-ended scheme. 
Another drawback to the single ended time tree approach occur if there is symmetry 
in the network topology. For example, consider the network depicted in Fig. 4.34. If a 
fault occurred at either one of the fault locations marked they would produce identical 
traveling wave patterns. There would be two high amplitude ridge. ill the solution 'pace 
which the genetic algorithm is equally a likely to identify as the correct fault location. 
The ambiguiLy can be re 'olved if the traveling waves are measured at more than one 
location, however this would lose the advautages of ingle ended fault location as outlined 
above. 
FlWh 
20 
A A ~ ~
- .. 
10 
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htul! 
FIGURE 4.34: Diagram of symmetric network 
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4.7 Application to other typ es of network 
The time tree and genetic algorithm technique is not limited to radial power distriblltioll 
lines. For example, it could be applied to transmission networks which have an intercon-
nected mesh network topology. The single ended time tree fault location scheme conld 
provide a backup to the double-ended ch me or it could be used in situat iolls where 
only sparse recordings are available [55J. 
The dimensions of the network to which the time tree analysis can be appli 1 is limit u 
only by the bandwidth of the transducers and sampling frequency of the recoruiug devi 
used to capture the fault traveling wave pattern. The t cllllique could qually by appli d 
to the majority of wiring (either power or communication lines) found 0 11 marine vessels 
and aircraft where the lengths of wire are of the order of tellS of metr s. Fault location 
on aircraft, particularly intermittent faults that only occur during flight, is current ly a 
very active ar a of research. Th majority of techniques that hav been proposed for 
locating faul ts on aircraft wiring are based on refleetometry m thods [63J b c c u ~ e e of 
the high a,ccuraey to within Ie s than a m tre that is required. The most commonly 
used refleetometry technique is time domain r flectometry which involves injecting a 
high frequency pulse at one point in the network and measuring the refie ted respouse. 
However , ree ntly oth r refiectometry techniqu s hav been dev loped whi h can be 
used to provide continuous monitoring of the aircraft wiring whiL t it is in operation 
[64, 65J. Wit h slight lUodificaLiull, the Lime tree program cau reproduce the respouse 
created from a TDR devic . This idea i xplored in more detail in hapt r 6 wher t illle 
dom ain reftedometry i applied to a branched communication network. 
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4 .8 Summary 
In this chapter a fault location scheme has been developed based on a genetic search 
algorithm that uses time tree analysis to es timate the fault location. The time tree 
analysis technique allows the traveling wave pattern at a particular fau lt location ftlld 
fault resistance to be produced in a very short computation time. It is also very easy to 
reconfigure the time t ree network to predict a different faul t location and fault resi. tance. 
The fas t computation time and reconfigurability has allowed the time tree technique to 
be used efficiently with a genetic search algorithm. The genetic search algorithlll Ca.ll 
rapidly evaluate a number of different fault conditions and, by using the m chani s of 
natural selection , arrive in the majority of cases to a solution within approximately 30 
metres of the actual location. The exception to this are when the optimunl solu tion is 
located on a very sharp ridge in the solution space. In the network evaluated a . harp 
ridge in the solution space only occurred for close up faults on the first branch of the 
network. 
The performance of the genetic algorithm was similar for 3 phase, int r phase alld 
single phase faults. It was capable of correctly locating the fault location to within 
approximately 0.5 % of the line length for faults ranging from 0 ohm to 1000 ohm. The 
accuracy of the fault resistance identified was much less, between 10 and 20 % of the 
actual fault resistance. This was primarly because the time tre model did not take into 
account line attenuation but also due to errors in the e timation of the fault rcHe ·tiOll 
coefficient . The actual value of a fault resistance is of far Ie s importance to a dispatch 
engineer compared with the correct fault location. It was found that accurate fault 
location was achieved by u ing the phase current measm emellts directly without the 
need to decouple the measurements into their modal components. 
Chapter 5 
Fault Recorder Hardware Design 
5.1 Introduction 
Current commercially available traveling wave fault recorders [11] were originally de-
signed for use on transmission lines. They record the high frequency UlTent traveling 
waves with a sampling frequell y of 1.25 MHz and with an ADC re olut ion of 8 bits. 
This is considered adequate for transmis ion lines [27] b cau th network topology i 
relatively straight forward and the lengths of the lines are long. Distribution lin s in 
contrast , typically hav a numb r of sub-feeders which cr a te more points of r ,fl ection in 
the network [6]. The line lengths are al 0 significantly short 1'. Th r ulting traveling 
wave pattern is more difficult to interpret becau e there are more trav ling wave fronts 
to identify and the wave front are do er tog ther in time. A re order wi th a greater 
resolution is required if single end d traveling wave fault locatioll is to be applied to dis-
tribution networks. Th required sampling frequency is dictated by th I ngth of each 
section of transmission line in the distribution network and the d sired accuracy. Th 
sampling frequency must be sufficient so that important way front are not mis ed. In 
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this chapter a new high speed , FPGA ba ed , data acqui ition unit i develop d sui table 
for r cording traveling wav fault data on a vari ty of distributioll systems [66 , 67J. 
5.2 System Requirements 
In ection 2.4.2.4 th chall nge of applying traveling wav fault location to pow r dis-
tribution networks was discussed. Sub-feeders that branch off the main distribntion liue 
creat many more points of reflection in th network , significantly ill rea 'ing the nUlllber 
of traveling wave for a given disturbance. The length of distribution lines af far I .. 
(of th order of km ' ) when compared with transmis ion lines (of th order of ten ' or 
hundreds of km's) r ulting in th traveling wave fronts being much closer tog titer and 
harder to di tinguish. 
Th re olution of +/- 250m provided by exi ting fault recor 1 1"8 [ll] is ollsider d 8 11 
adequate re olution for transrni sion line beau th re olution i cOlnparabl to th 
distance between two supportillg tow I' . For di. tribution . ystellls, wh re the pole are 
closer together , a resolution to the nearest pol (approximat ly 40m) would be TIlor 
favorable. 
The aim of the n w trav ling wave fault r cord r is to r cord traveling wav pattem s 
produced from real fault vent to further evaluat th p rf rman of th ingl - )ld d 
search algorithm dev loped in chapter 4. It is also irnportaut that the r ord r i . capa-
ble of accurately time tagging fault events so that the doubl - nded schern can b us d 
to verify th single nded fault location algorithm and so that data from other trav-
eling wav record r monitoring th arne lin an be compared dir ctly. Th syst 1rI 
r quir m nt for the fault r corder are summari ed blow: 
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• The ability to monitor up to six channels simultaneously, aUowillg th higJl fre-
quency current in two distribution lines to be monitored or both t he high frequcllcy 
voltage and high frequency current in on distribution liue to be mon itorcd. 
• Record the input signals at a sampling frequency of at least 10 MHz gi villg a 
theoretical maximum resolution of 30 m p r sample. 
• Provide Global Po itioning Sy'tem (GPS) time tagging of fault cvents. 
• Provide variabl gain amplification of input ignal . 
• Provide secondary torage for recorded transients and a high peed link with FI 
host PC 
5.3 Hardware Design 
A number of design olutions were considered at the early stages of the project including 
micro controller Digital Signal Prace. SOl' (DSP) and Field Programmable Gate Array 
(FPGA) baHcd solutioll " The fillal chokc of all FPGA :;olu tiolJ was inHu 'lleed predolJJi-
nantly by th large 1/ 0 requir ments of the system, particularly by t he need to support 
six high speed Analogue to Digita l Converters (ADC) , and the high data throughput 
rates that it ntails 
FPGA devices consist of a piece of silicon popula ted with an array of logi gate and 
interconnects. By el ctronically programming th d vi e it is possible to cr at th 
desired logic circuit by including or xcluding the interconn ct between logic circui t '. 
The paralleL concurrent nature of an FPGA olution enables larg amounts of data 
to be handled with a relatively low syst 111 clock frequency. illc each s parate logi 
controller of t he d sign eff ctively works independ nt ly from any other , it is possibl to 
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be recording a trallsient event, receiving a GPS t ime stamp alld sClldillg dn.t.H to a host 
P C all at the am t ime - something that would be diffi cult USillg a lJl icro controller or 
DSP unless a very high system clock frequency wa. used. 
Modern FPGA de ign now facilitates embedding micro controllers in the F P GA logi ' 
allowing the benefits of using a micro controller for the control and communication Rnd 
using the FPGA logic for the high peed , high data rate. tirne critical part of the desigll . 
5.3.1 Overview of Hardware Component 
The design of a bespoke FPGA solution requires beyond a single man y ar of develop-
ment time so it was d cid d to develop the fault recorder in coll abora tion with mcmb 1's 
of the applied optics group at the University of ottingham who reql1ired a high speed 
data acquisition board for capturing and processing data from a CMOS call1 -l"a clJ ip 
[68] . A high level block diagram of the hardware components in the faul t recorder 
system is shown in Fig. 5.1. The fault recorder COli ist of a main P CB Board and a, 
number of daughter card . The main PCB board contains the FPGA devicc, Quad Data 
Rate (QDR ) memory, Programmable Read Only M mory (PROM), SD-Card and GPS 
receiver . The main board also ha 8 LEDs, 4 push button alld wi tches. The ADCs, 
USB and front-end board are eparate daughter cards which plug in to the main hoard. 
The layout and testing of the main FPGA board was done by Hoa.ng Nygucll [69] and 
the layout of the ADC and USB board was done by Dr . YiquTl ZlJU [70]. 
Schematic diagrams for th main board call be found in App ndix B. A detail dc-scrip tion 
of the design and layout of the main 1 oard, including d tail of th power reqllirelllell ts. 
can be found in [69]. A photograph of the fin al populated main board wi th a.nd witlioll t 
da.ughter cards ar showlI in Fig. 5.2 a.nd Fig. 5.3. 
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I JTAG I GPS I PROM I receiver 
memory ~ ~Memory - - r- - r- - -
» » » » Spartan-3 » » c 0 0 0 0 FPGA 0 0 (") (") (") (") (") (") (j) 
~ ~
'" 
w ... U1 Cl OJ 
~ ~L- '-- ~ ~ ~ ~ Memory - L- '= I RS232 I DACx2 x2 
FIGURE 5.1: High level block diagram of FPGA system 
FICURE 5.2: Photograph of main FPGA board without daughter cards 
5.3 .1.1 FPGA Device and PROM Memory 
The FPGA device on the main boaI'd is a Xilinx Spartan 3 FPGA [71], chosell predom-
inately for its low cost and large number of I / O pins. The fault record r supports the 
Spartan-3 1500K and 4000K gate devices which both have 676 I/O pins. 
The Programmable Read Only Uemory (PROM) is used to hold the bitmap data fil e 
containing the configuration data for the FPGA design. When the power to the board is 
switched on, the bitmap file is read from the PRO if memory and used to configure the 
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FIGURE 5.3: Photograph of main FPGA board with daughter cards 
FPGA. The P R O ~ 1 1 memory u d on the main board i a XCF16PV04 C chip mad by 
Xilinx [72]. The PRO:t\1 memory has a JTAG interface 0 that it can be reprogrammed 
with a new configuration bitmap data file using the Xilinx impact . oftware. 
Alternatively, th FPGA can be configured in boundary can mod . Th bitmap data 
is sent from the host PC to the FPGA configuration port through the .JTAG iuterface. 
The PRO 1 memory i placed fir t in the JTAG chain 0 that on power up th FPGA 
fir. t loads any bitmap confignration data. ton'd in the' PROM m(,lllory. 
5.3.1.2 QDR Memory 
On the main board ther are two CY7 1303AV25 QDR RA 1 [73] device lllad by 
Cypre. s. Th m mary i conn cted to th FPGA 0 that both QDR device can be used 
Chapter 5. Fault Recorder Hardwar-e Design 109 
independently if required. QDR memory u es the ri ing edge and falliug edge of the 
clock signal to read and writ to the memory. A high data throughput i achieved with 
a relatively low clock speed avoiding many of the challenge inherent to the d e ~ i g n n of 
high speed circuit board. The reading and writing of data in QDR memory can occur 
simultaneously and there are therefore eparate read and write data buses and control 
signals. The connection of one of the QDR memory elements to the FPGA d vic is 
shown ill Fig. 5.4. A de cription of the connection given in Table 5.1. 
qdr_k 
qdr_k 
qdr_a 
qdr_d 
qdr_q 
FPGA qdr_rps 
QDR Memory 
qdr_wps 
qdr_bws 
qdr_k_fb 
qdr_rd_out 
qdr_rd_fb 
FIGURE 5.4: Connections between FPGA and QDR memory 
5.3.1.3 GPS R eceiver 
The GPS receiv r on the fault r corder is an L -40EB device [74]. This is a f ~ t t a qui-
sition enhanced en itivity 12 channel GP with a small form factor. It has two RS232 
communication channels to r ad and control the setting of the GPS and provide a 
1 pulse per cond (1 pps) ignal for accurate time synchronisaLioll to within 100 ns. 
The connection of the GP rec iver to the FPGA device is shown in Fig. 5.5 aud a 
description of the connections i given in Table 5.2 
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ame 
qdck 
qdr.lLbar 
qdLa 
qdr_d 
qdLq 
qdcrp 
qdLwps 
Width De cription 
1 Po itive clock input 
1 Negative clock input 
19 Address bu 
1 Input data bu 
1 Output data bu 
1 Read port select, active low, used to initiate a read operation 
1 Write port elect, active low, used to initiate a write opera-
tion 
qdr_bw 3 Byte write select. active low. u ed to elect which byte is 
written into the QDR memory during the write operatioll 
qdrJcfb 1 
qdr..rdJb 1 
Feedback ignal of qdrJ< which take iuto account gate de-
lay 
Emulation signal u ed so simulate the delay taken for QDR 
read opera tion 
Feedback signal to simulate the delay taken for QDR read 
operation 
TABLE 5.1: Details of QDR memor cOllnections to FPGA 
serial out 
serial in1 
serial in2 GPS 
FPGA ~ ~ ~ ~ LS-40EB 
1pps 
reset 
FIGURE 5.5: Conneclions between FPGA and GP Receiver 
arne Width De cription 
seriaLout 1 erial data eut from GPS, used to output 11EA selltellce 
seriaLin1 1 First erial input to GPS, used to end command to GPS 
seriaLin2 1 Second serial input to GPS 
pio 1 Pul e indicator signal, indicates to the user when lock signal 
has been obtained 
1pp 1 1 pulse per econd ignal, u ed for accurate time tagging of 
eveut -
re et 1 GPS reset, active low 
TABLE 5.2: Details of GP connections lo FPGA 
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5.3.1.4 SD Card R eader 
The fault recorder is fitted with a SD-card socket which accepts SanDisk SD cards 
from 16MB to 2GB and supports SD bus and SPI modes of read write operations [75]. 
The connections of the SD-card socket and the FPGA device is shown in Fig. 5.6. A 
description of the connections is given in Table. 5.3 
clock ~ ~
command ~ ~
FPGA 
data {7:0} SD-Card 
sw {2:0} 
FIGURE 5.6: Connections between FPGA and SD-card reader 
Name Width Description 
clock 1 
command 1 
data 4 
Clock Input 
Command/Response Line 
Data Bus 
TABLE 5.3: Details of SD-card connections to FPGA 
5.3.1.5 RS232 communication ports 
There are two RS232 communication channels on the fault recorder board provided by 
an ICL232 2 channel RS232 transceiver. One of the channels is connected to a DB9 
socket and the other connects via a three pin header. The connections of the RS232 
ports to the FPGA device is shown in Fig. 5.7. A description of the cOllnections is given 
in Table. 5.4 
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rx d1 ~ ~
Ix d1 
.. 
FPGA 
rx d2 ICL232 
Ix d2 
FIGURE 5.7: Connection between FPGA and RS232 transceiver 
Name Width 
rx_d1 1 
tx_d1 1 
rx-d2 1 
tx_d2 1 
Description 
Serial receive signal for channell 
Serial transmit signal for channell 
Serial receive signal for channel 2 
Serial transmit signal for channel 2 
TABLE 5.4: Details of RS232 connections to FPGA 
5.3.1.6 USB Daughter Card 
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The USB daughter card was developed as part of another research project a.t the U ni-
versity of Nottingham [70]. It is based a.round a Cypress EZ-USB FX2 USB Micro 
controller high-speed peripheral controller [76] which is a single chip integrated USB 2.0 
Transceiver and 8051 Microprocessor. The Microprocessor is connected to the FPGA 
via a 16 bit data bus. Data is transferred from the FPGA to the USB controller into an 
on-board 4 kB FIFO. The maximum frequency that data can be clocked into or out of 
the USB controller is 40 MHz. The connections between the USB daughter card and the 
FP GA device is shown in Fig. 5.8. A description of the connections is given in Table. 
5.5. 
A picture of the USB daughter card is shown in Fig. 5.9. 
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Name 
iLclk 
int 
rdy 
fd 
fd_addr 
slrd 
sloe 
slwr 
flaga 
flagb 
flagc 
pktend 
if elk ~ ~
In! 
rdy 
fd {15:0} 
fd adr {2:0} , 
slrd 
FPGA sloe USB 
slwr 
flaga 
flagb 
flagc 
flagd 
pk!end 
FIGURE 5.8: Connection between FPGA and usn daughter carel 
Width Description 
1 
1 
1 
16 
3 
1 
1 
1 
1 
1 
1 
1 
Interface clock used for clocking data into or ou t of FIFO 
USB interrupt signal 
USB ready signal 
FIFO data bu 
FIFO addre s bus 
Read word from USB FIFO, active low 
Output enable. active low, sets the direction of data bus 
Write word to USB FIFO, active low 
FIFO status flag (half empty) 
FIFO status flag (empty) 
FIFO status flag (full) 
End current package, a serted to end current package (nor-
mally 256) 
TABLE 5.5: Details of usb connections to FPGA 
113 
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FIGURE 5.9: PictW"e of usn daughter card 
5.3.1. 7 Front End Board 
The front end PCB consists of anti aliasing filters, to remove high frequency ompo-
nents from the input signal before they are sampled by the ADCs, and variable gain 
amplification of the input signals, so that the full range of the ADCs can be utili ed. 
A schematic diagram for the entir front end board is shown in Appendix B. Fig 5.10 
shows the anti-aliasing filter and variable gain amplifier for one channel. 
The input signals to the front-end board are past through a 4 pole butter-worth low pass 
filter implemented in a two Rtage Sallen-Key circuit. This removes any frequency com-
ponents above the cutoff frequency of 5 MHz. Fig. 5.11 shows the measured magnitude 
frequency response for the anti-aliasing filter. 
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1 I 
FIGURE 5.10: Diagram of anti aliasing fil ter and variabl gain ampli fi r on front end 
board 
-5 . " 
-10 ..... " 
-15 ... . . . .... .... . . 
-35 
-40 ..... , .......... . 
-45 .......... . . 
Frequency MHz 
FIGURE 5.11: feasured fr Quency re ponse of anti-aliasing fill, r 
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The output of the filt r for each channel are connected t the inputs of AD603 vari ble 
gain amplifier [77] that provide amplification between -11 dB and + 35 dB. The gain for 
the amplifier. is controlled by the' analogue voltage Vc whi h is produc d by AD7 01 
Digital to Analogu onv rter (DAC) [7 ] on th front-end board . There are two DACs 
on the front end board each r ponsible for controlling the gain of thre input signal '. 
The interface b twe n th DA on th front nd board alld the FPGA i ' shown ill 
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dac wr1 
FPGA dac wr2 AD7801 • x2 
data (7 :0) 
FIGURE 5.12: Connections between FPGA and DACs on [rolll-end board 
Fig. 5.12. The DAC have all bit resolution which translates to a ga.in re::lolutioll 
of O.16dB per bit. Both DAC hare the same 8 bit data bu but have separate write 
signals. Writing to the DACs is achieved by sending the appropriate DAC write sigllal 
(dacwrl or da c_wr2) low for one clock cycle. A photograph of the final populat d 
front end board is shown in Fig. 5.13 
FIGURE 5.13: Photograph of populaled fJ'ont en I board 
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Name 
adcclki 
adc_clko 
adc_data 
adc..sclk 
adc..sen 
adc..sdata 
Width De cription 
1 
1 
14 
1 
1 
1 
ADC clock input supplied from FPGA 
ADC clock output to which ADC data is syncrolli ed 
ADC data amples 
ADC serial programming clock 
ADC serial programming enable 
ADC erial programming data 
TABLE 5.6: Detail of ADC connections to FPGA 
5.3 .1.8 ADC Daughter Card 
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The connection between one ADC daughter card and the FPGA i hown ill Fig. 5.14.. 
A description of the connection is given in Table 5.6 
adc clki 
adc clko 
adc data {13:0 ADS5500 FPGA 
adc sclk .. ADC 
adc sen 
adc_sdata .. 
FlGURE 5.1.!: COlluectio1l' between FPGA and one ADC so ket 
The ADC daughter card i based on a Texas In trulll uts ADS5500 analogue to digital 
converter [79]. The ADS5500 i a 14 bit, 125 M PS analogue to digital converter that has 
a switched capacitor pip line architectur . A schematic diagTam of the ADC daughter 
card is shown in Appendix B. A differential input signal for the ADC is g lIerated 
from the single-ended input signal (output of front-end board) by a TH4503 differential 
amplifier [ 0]. The ADC input voltage range is 2.3 Vpp. The pipeline archit cture of 
the ADC introduces a 16.5 clock cycle d lay latency to the data. Data is presented at 
the output of the ADC as a 14 bit parallel word and yncronised to a separate output 
clock. 
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The operation of the ADC is controlled via a three-wire serial progra1llming ill terface. 
The ADC can be put into various test configurat ions or be powered down via the serial 
programming interface. The ADC require the use of a ll on-board Digital Lock Loop 
(DLL) for sampling frequencies above 50 MSPS. In the defaul t t : ( ( l l f i ~ 1 l I " " . t i ( ) ) l , , t lw DLL 
is turned on and so when using lower sampling frequeJlcies (i.e. 40 MSPS) it is necessary 
to first turn oft" the DLL. The t iming diagram for the erial programming interface is 
shown in Fig. 5.15. 
SLOA[)I r-u I ~ . .______________________ ~ I I
SCLK L"" J ·""'l.,"j""""" 
16 x message bits 
FIGURE 5. 15: Timing Diagram of , rial programmillg interface 
The serial programming commands are 2 bytes in length alld are sellt ],,,1 B fir t. The 
first 4 bits relate to the addre and the remaining 12 bi ts are data as s1l wn ill Fig. 
5.16. 
SDATA A3 
MSB 
011 
ADDRESS 
D10 .. 01 X 
DATA 
FICURE 5.16: Format of ADC serial programming messag 
The s rial command i tarted by sending signal SEN low. Data on the DATA signal 
is latched into th ADC on th falling edge of the CLK signal . After the 16th SCLl 
falling edge th data is loaded on the ADC. Details of all the commands available call 
be fo und in th ADS5500 data sheet [79]. 
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To quantify the p rfOl'mance of the ADC a measure known as the Effective N umber of 
Bits (ENOB) was obtained across the frequency range of intere t. The effective nUlllber 
of bits for a sine wave input at a giv n input frequency is calculated from the Signal-to-
Noise and Distortion ratio as [79] : 
ENOB = (SI NA D - 1.76) 
6.02 
(5 .1) 
where SINAD is the Signal-to Nois and Distortion ratio. SINAD is d fin ed a. ' the l' fl.t io 
of the RMS value of the input sine wave to the RMS value of th nois of tit convert r 
from DC to the Nyquist frequency including harmonic content bu t excluding D . 
Sf N AD = 2010 . InTJ'tLt(Vs) 
glO (Noise + Harmonics) (5 .2) 
Fig. 5.17 show t he ADC daughter card E OB performanc against fr qu n y. Th data. 
sheet for the ADC give a typical value for the ENOB of 11.3 bit. for illput fr quellCY 
of 70 MHz sampling at a rate of 125 MSPS. This i les. than was achi ved on the AD 
daughter c,u'd but drawing , ~ ~ direct comparison i ~ ~ difficult lw(:a.u e the data 'heet doe. 
not provide a typical value for the ENOB when amp ling a t a low r rate with th DLL 
turned off. The performan e of the ADC is also dictat d by the quality of th signal 
generator used to produce the input sine wave sigllal. 
During testing the signal g nerator that was u ed had a bit re olutioll of 16 bitt> and 
a SIN AD value of 60 dB at 10 MHz whi h give and ENOB valu of 9.67 bit ·. Under 
these condition the ADC daughter card perform d close to th th Ol'etical maximum 
achievable with th signal generator available. 
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FIGURE 5.17: AD daugth r card E OD p rformal1('e against frequ Ilcy 
FIG RE 5.1 Photograph of populated ADC daughter carel 
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Fig. 5.1 shows a photograph on the fini shed populated ADC daughter ca rel. 
5.4 FPGA System Design 
The design of the FPGA ystem is ba ed around the Xilinx MicroBlaze oft ore pro-
cessor [81]. ~ ~ c r o B l a l l e e is a ~ { 2 2 bit. RISC proc('ssor rldined iu software which can b 
incorporated as part of an FPGA design. Time criti al parts of the design such a ~ ~
data capture, where the parallel 8J'chitectur of the FPGA must be xploit tI , fi r \ illl-
plemented in VHDL wher as non time critical parts of the design uch a ~ ~ ontrolling 
the DAC , SD-card and R 232 ommunica tion chanuel ar irnplell1 nted ill . oftwarc 011 
the MicroBlaze proces or u ing the C programming language. VHDL is a hardware d -
scription language used to d scribe ynthe izable logic circuits. It is a low level la.nguage 
that require significant development time. sing t he MicroBiaze processor, ~ ~ p h h . . ti-
cated and fl exibl e olution can be d vel oped in a much shorter tim than would b 
po ible with a pure VHDL solution . 
I 
Capture GPS GPS USB DAC SD-card ADC ... Capture 
x6 Core Core Controller Core Controller Controller 
'----
j ~ ~ ~
, , , 
I ~ D 2 R R ~ ~ I GPS ~ ~ I USB I I ~ A ; ; ~ ~
FIG URE 5.19: Top level diagram of FPGA system 
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5 .4 .1 Overview of system 
The system con. ist of a number of VHDL logic cores COlln cted to the l\lieroBlaze 
processor via the On-board Peripheral Bu (OPB). The top level diagram of the FPGA 
system is shown in Fig. 5. 19. 
The design consists of three main VHDL cores: 
• The Capt ure core is responsible for capturing ADC data and writiug fa.ult tra.llHicnt 
events to the QDR memory. 
• The GPS capture core provides the MicroBlaze proc ssor with an accurate t illle 
tag for each record transient event. 
• The USB core is used to tran. mit r corded vents to the host P C. 
All other elements of the design are implemented in software on the MicroBlaze proce '-
sor. 
The de ign has three levels of ab traction which aTe shown ill Fig 5.20. At the bottom 
layer is the logic and memory elements the make up the VHDL logic core, . At the top 
layer is the software driver used by the program running on the MicroBlaze proces. or to 
control the logic core via a r gi ter interfac . The econd lay r i th interface between 
the logic core and th OPB bus of the MicroBlaze processor. Thh; layer cOllnects the 
inputs and outputs of the logic cor to register and to the OPB bus. The bottom two 
layers are written in VHDL wher as the top layer is written ill 
The de ign of the cor has tak n advantage of some VHDL primitives which are specific 
to Xilinx FPGAs. An explanation of the primitives used are givell in Tabl 5.7. 
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arne 
OBUF 
IBUF 
BUFG 
DCM 
User 
drivers Layer 3 
j ~ ~
------- ~ - - - - - - - - - - - - - - - - - - - - - - - -, r 
opb capture core Layer 2 
--
_ ~ ~ ~ . . . . g i c c___ -'_ 
----------------- --
capture_core 
Layer 1 
r 
Hardware 
FIGURE 5.20: Level of ab traction in FPGA design 
Description 
Output buffer used to i olate a signal leaving the FPGA chip from the 
internal logic circuit and provide the correct amount of drive current to 
the external circuitry. 
Illput bllf[('r w.,('(l to isolate a sigllal cut crillg; t h(' FPG chip from the 
internal logic circuit. 
special type of huffer used to buffer global clock signals. 
Digital Clork ~ l ~ l l l a g e r r lie ('0 to gem'rate the different clork frequenci 
and phase hift clock ignals within the design. 
TABLE 5.7: Details of Xilimc VHDL primitives 
5.4.2 C apt u re Core 
The Capture Core monitor th data from th ADCs for a possible fault vent and 
records the data to QDR memory when an event j detect d. A diagram of the capture 
core is shown in Fig. 5.21 and a d cription of the control parameters and input/output 
ignals is given in Table. 5 .. The core can i ts of the ADC controller core, the m mary 
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controller core and fault detect logic. FIFOs are used lo bufr r the data frolll t he' 
ADC so that when a fault event occurs, 1024 of pr ·-trigg r clata i record 'd fo r CHch 
channel ensurillg that all of the initial traveling wave pulse is r 'corded. If more thHn 4 
of the ADC are requir d th n it is nece ary to multiplex the ADC data llsing a 3:2 
multiplexer before writing th data to the QDR memory because th ADC data is wider 
than the QDR memory. A state machine ill th a.ptur core is used to coordinate the 
Row of data. A valid trigger ignal can either corne from an extem al logic sigll al. a IIser 
initiat d trigger or from the trigger detection logi . The amount of data to r cord for 
ach fault event is set by the r ec_nums input signal and the address to starting writing 
in th QDR memory is et by he r ec-saddr input signal. When a VH.Iic1 trigger sigmtl 
is r c ived , the trigger _out output ignal i- assert d high for on clock c cle Hlld data 
from the FIFO is recorded to the QDR memory for the desired Humber of . 'l lllples. T ll (> 
trigger _out output ignal i u ed to trigger an int rrupt on th MicroBlaz pro esso!" 
and to capture th current oUllter value in the GPS captur or. Whilst th data is 
being written to th QDR III mory, th r ec_ doing output ignal is held high. One th 
data has been written to th QDR m mory the r ec_ done output signal is a rt 'cl high 
for on clock cycle and th captur core return to monitoring for a valid trigger ev li t. 
The management of the QDR memory in terms of the Ilumber of samples to record amI 
wher to wri t in memor i implemented in softwru· on th fi eroBlaz proc , . or alld 
is de eribed in mor d tail in s ction 5.4.5. 
5.4.2.1 ADC Core 
The ADC Cor is u ed to capture data from th ADS5500 AD and to ('onfignre them 
in th correct mode of operation via the s rial programming interface. diagram of th 
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clock 
clock 90 
clock en 
mem rd en 
mem rd addr 
mem rd data 
mem_rdJdy 
dbg_ data _ ent 
ree done 
rec_doing 
ree sadder 
rec nwns 
reset 
ready 
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-
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trigger_ex 
trigger_ou 
trig_enable 
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trig_IeveI_ 0 
trig_Ievel_ l 
trig_level_ 2 
trig_level_3 
trigJevel_ 4 
trigJevel_5 
~ ~I. 
I 
--. 
~ ~
--. 
~ ~
.. 
/ --. 
/32 ~ ~
/ ..... 
32 ~ ~
-
..... 
~ ~
~ ~
State Memory Core 
Machine 
jll JIl 
.. 
~ ~
64 
Multiplexer 
I 
~ ~ ~
Trigger ,-83 
Deteetio 
n Logic 
-
.L ADCCore 
-- 83 
FIG RE 5 .21: Diagram of capture core 
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qdrl_k 
qdrl_k_bar 
qdrl_a 
qdrl_a_en 
qdrl_d 
qdrl_d_en 
qdrl_q 
qdrlJ Ps_n 
qdrl_wps_n 
qdrl _bws_n 
qdrl _k_fb 
qdrl J d_n_out 
qdrl_rd_n_fb 
qdr2_k 
qdr2_k_bar 
qdr2_a 
qdr2_a_en 
qdr2_d 
qdr2_d_en 
qdr2_q 
qdr2_rps_n 
qdr2_wp _n 
qdr2_bws_n 
qdr2_rd_n_out 
qdr2 _rd _n _ fb 
adc data 
adc clki 
adc clko 
adc sclk 
ade sen 
adc data 
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Name 
clock 
clock_90 
clocL en 
re et 
ready 
triggeL x 
trigg Lout 
trig_enable 
trig_user 
r c_don 
r c_doing 
re _saddr 
rec_nums 
trigJ eveLO 
trigJ veLl 
trigJeveL2 
trigJ veL3 
trigJeveL4 
trigJeveL5 
memJd_en 
memJd_addr 
m mJ-d _data 
mem_rdJ-dy 
dbg_data_cllt 
Width 
1 
1 
1 
1 
1 
1 
1 
1 
14 
1 
1 
32 
19 
32 
32 
32 
32 
32 
32 
1 
32 
32 
1 
1 
De criptioll 
Sy tem clock 
System clock phase shifted 90 degree. 
y telll clo k enabl 
y. tem re et 
apture core ready signal, ~ ~ r ted whell cap ture r has 
been initialised 
External logic trigger 
Trigg I' out ignal, a s r t ' d wh II trigger ev nt is d t ·t d 
Trigg r enable signal, u ed to nabl th t riggerillg 1110 'ha-
nism 
r init ia t d trigger 
Record don signal , as rt d when data has writ te ll t Qon 
m mary 
Record doing signal , a s rted while data i . b illg writtell to 
QDR memory 
Holds the addre. to start writing t ransi nt v nt in QOR 
m mary 
Holds th lIumb I' of samples which should b writ tell to 
QDR memory 
Hold th upper and lower trigg r I vels for hallllel 1 
Holds t he upper and low I' trigg r I v 1 for charm I 2 
Holds the upper and lower trigger I v Is for cllann I 3 
Hold the upper and low r trigg r I v Is for hann ,l 4 
Holds the upper and lower trigg r I-vels for chalill 1 5 
Holds the upper and lower trigg r I vels for challll I 6 
QDR mem ry read enable 
QDR m mol' read a ldres 
QDR memory read data 
QDR memory read ready 
U ed to enable debug mod to test QDR memory 
T ABU: 5, : Details of capture cor input and output 'ignals 
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arne Type 
C-DLL_ON boolean 
Description 
Used to turn the internal DLL on ADCs on or 
off 
C_NUM_CHANNEL integer Number of ADC channels used on FPGA main 
board 
C_SEL_CLKO 
C_CAP _DELAY 
integer 
integer 
Selects the ADC channel from which the output 
clock i used for reference 
Emulate the ADSS500 pipeline delay plus inter-
nal FPGA delay 
C_ADC_CLK-DIV integer Used to decimate ADC data to achieve lower 
sampling frequencies 
TABLE 5.9: Details of ADC core generic parameters 
arne Width De-cription 
clock 1 ystem clock 
reset 1 Sy tern reset 
cfg_done 1 A erted when ADC confi gm ation ha completed 
data_aut_en 1 Asserted when ADC data i. valid 
data_out 4 Data from six ADCs 
TABLE [j . l0: Detail of ADC core input and output signals 
ADC controller core is shown in Fig. 5.22 and a description of the control parameters 
and input output signals i given in Table. 5.10 and 5.9 respectively. 
ADC Controller 
adc_sen adc _ cfg_ ctrl 
adc sclk I ads5500_spi I -
adc sdata I -ADCx6 adc clki lc>-- OBUF 
~ ~ S E E Q - ~ ~ " " Q Q DIV 
adc data 
- {>Jt> _ t>_ 
adc clko 
cu Q cu Q 
BUFG 
FICllRE 5.22: Diagram of ADC controller core 
+ 
reset 
efg_done 
clock 
data out en 
data out 
When the FP GA first powers up or whenever there is global reset signal the ADC 
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configuration routine is performed. The configuration routine config\ll'es Lhe DLL all 
each ADC depending on whether the ADC is operating in high sa.mpling freqllellcy 
mode or low sampling frequency mode. The configuration routine is implelllented in rt 
state machine which produces the three relevant serial programming illterface sigm1.b for 
each ADC. The SPI interface signa1s adhere to the timing diagram ill Fig. 5.15. 
The ADC controller core provides each ADC with a valid clock signal from the FPGA 
dock which is buffered t hroup;h l-). OBUF primitive. Each AD hH. a ll ontpll t clock 
signal to which the data is synchronised . One of the ADC output clock signals is chos 11 
via the C_SEL_CLK_O control parameter to be the clock source for the FDC latches 
used to capture the ADC data from all the ADCs connect to the FPGA. The selected 
ADC clock source is buffered using a BUFG primitive. ADC data is clocked ont of 
the second FDC latch using the FPGA clock ensuring that data is synchrollisecl to the 
FPGA clock. Any differences in the alignment of ADC data as a result of different track 
lengths between the FPGA and the ADCs is eliminated. The data enable Sigll fll can be 
used to decimate the ADC sampling frequency. The amoUllt of de imation is deterl1lined 
by the C_ADC_CLK _DIV control parameter. 
5.4.2.2 Trigger D etection Logic 
The trigger detection logic analyses the data output from the ADC controller core alld 
produc s a trigger signal when the ADC data goes above or below the trigger level 
inputs. A block diagram of the trigger detect logic is shown in Fig. 5.23 and details of 
the input and output signals are given in Table. 5.11. 
The trigger det ction logic monitors the data relating to one ADC channel. The logic is 
generated for each of the ADCs in the system. If the input data from the ADC core goc 
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trig_detect 
adc data - - ~ ~ 1 1 ; - - - - i i
t r i i _ e n - - - - - - - - - - - - - - - - - ~ ~
FlG RE 5. 23 : Diagram of Trigger Detect ore 
ame Width Description 
clock 1 System clock 
re et 1 System re et 
datajn 14 Data in from one ADC channel 
trig_high 14 Holds upp r trigger level value 
trigJow 14 Holds lower trigger level value 
trig_en 1 Enables trigger d tection logic 
trig_event 1 Asserted when a trigger event i detected 
TABLE 5. 11 : Details of trigger d tection input and output sigllals 
above or below the upper or lower trigg r lev Is then a trigger . ignal is generated. The 
trigger output signals from each of th trigger d tection logic blocks are ORed together 
to produce one data trigger signal. The data trigger Signal is ORed with the xterna.l 
trigger input and the u er trigger input. The resul t of thi operation i A Ded with the 
trigger enable input to produce the trigger signal for the state JIlachi ll ill th captme 
core. This is depicted in Fig. 5.21. 
5.4 .2.3 Multiplexer Controller 
The Multiplexer Controller consi ts of six FIFO memory lelllents and fl. multiplexer a. 
shown in Fig. 5.24. Detai ls of the input and output signals a1' shown ill Table 0. 12 . 
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fifo 1024x16 
fifo I024x l6 
data i n - + ~ : " ' - ' - - - - - i i~ ~t - = = = = = : : D f i B l t I ~ 0 } 1 ~ 0 2 ~ 4 ~ X ~ l i 6 D D84 fifo 1024x16 
I - - - - - I ~ ~ fifo l024x16 
fifo 1 024x 16 
Multiplexer 
64 
F IGURE 5.24: Diagram of Jultiplexer core 
arne Width De cription 
1 Sy tern R set 
1 Sy tem clock 
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data out 
cnt zero 
re et 
ilLclk 
in_data 96 AD data input from ix ADC which hav b II lllad 16 
bits wid for each channel 
in_data_en 1 Asserted when in_data is valid 
ouLclk 1 Mem ry clock (l.5 times ys tem lock) 
out_data 64 Multiplexed data form atted for QDR meIll ry 
ouLdata_en 1 A s rt d wh n out_data is valid 
out_cnLzero 1 s 1-4 
T ABLE 5 .12: Detail of multiplexer controller inp1lt and outp1lt . igll A.ls 
Multipl xing of th input ignals i necessary wh 11 more thall 4 AD s m" ill U :; ' because 
the data width from the ADC i wid r than the maximUlll width of the QDR 111 ma ry. 
If six ADC are being u ed , the output signal from th AD . i 84 bits wid (6 x 14 
bits) but the maximum width that the QDR memory ca.n b configur d to b 64 bits. A 
3:2 multiplexer i u. d to form at th data to a 64 bit width. The outputs of the FIFO:; 
must b read at least 1.5 times th spe d of th ADC clock frequency. D M is us d 
to generate the higher clock frequency which i a l a used to operate t he QDR rnelllor.v. 
Fig. 5.25 show a diagram of how the ADC data i ' mapped into the QDR lI1emory if 
the multiplexer is 11 d . 
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QDRI QDR2 
.... 4..._----------64 b i t t . - - - - - - - - - - - t l . ~ ~
.... 4-..-----32 b i t t - - - - - - 1 . ~ ~
.-
ADC 1 ADC2 ADC3 ADC4 
-
ADC5 ADC6 ADC) ADC2 
ADC3 ADC4 ADC5 ADC6 
ADC 1 ADC2 ADC3 ADC4 
ADC5 ADC6 ADC 1 ADC2 
ADC3 ADC4 ADC5 ADC6 
FIGURE 5.25: Diagram showing how ADC data is tor d in QDR memory 
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The signal mux_cnLzero is a erted whenever the llluitiplex r output can i t. of ADC 
channels 1-4. The mux_cnLzero i' us d by th capture core state machill to ll.' ur 
that when the data i read out from the QDR memory, the data from ach of the AD 
channels is aligned in the am plac in memory ach tim . If up to 4 AD chmmels 
are being u. ed theu the multi pi xer controller i l' placed with just th FIFO m mary 
elements. 
5.4.2.4 Memory Core 
The Melllory core controls the two QDR memory d vice connected to th FPGA. It 
was design as part of anoth r relatd project [69] at til University of ottinghmn. The 
memory core i depict d in Fig. 5.26 and a description of the control paramcters and 
input output signal ' are given in Table 5.13 and 5.14 l' 'prctively. Thc cor can b 
configured to u e either one or both of the QDR memory d('vices and the III mary read 
and write data buse can b indepcndently set to 16\ 32 or 64 bit widths. 
For the fault r corder both QDR dcvice are required and ar cOllfignn'd with a writl' 
data bus of 64 bits. The read data bus i configured to 32 bits to make it compatible 
with the 32 bit OPB bu of th 1icroBIaze proc ssor. 
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Name 
C_EN-RESET 
C GEN_CLK90 
C_NDrvLQDR 
Type 
boolean 
boolean 
integer 
De cription 
Enables or disables reset abili ty of QDR mell lO ry 
If set true, uses a DCM interually to gClleratc 
clL90 signal 
Sets the nUlllber of QDR memories to use, valid : 
1, 2 
C_ WR_A_ WIDTH integer Sets t he write address width , valid: 19. 20 or 21 
Set the write data width, valid: 16, 32, or 64 
Sets the read addre width , valid : 19, 20 or 21 
Set t he read data width . valid: 16. 32 , or 64 
Sets t he pha. e shift of t he clock used to capture 
QDR data 
C_ WR_D_ WIDTH integer 
C C R D D _ W I D T H H integer 
C-RD_D_WIDTH integer 
C_PHASKSHIFT integer 
C-FB_CLICSOURCE integer Sets the QDR feedback clock sour e. 0 = DCM 
1 = clk_O 2 = clL90 3 = clLl 0 4 = cJL270 
Name 
clkjn 
clkjn_90 
clLout 
clLouL90 
reset 
ready 
mem_wLaddr 
merrL WI' _data 
mem _WLen 
memJ'd_addr 
memJ'd_data 
memJ·d_en 
memJdJ'dy 
TABLE 5.1 3: Details of memory core generic param ters 
Width Descrip tion 
1 Clock input 
1 90 degree phase hifted clock input. Valid if _GEN_ LK90 
is false 
1 Asser ted if clock inputs are valid. Valid if C_GEN _CLK90 
is fal e 
1 
1 
1 
1 
1 
19 
64 
1 
20 
32 
1 
1 
Clock output , equal to clkjn if C_GE _CLK90 i fal 
90 degree phase hifted clock output. 
C_GE i _CLK90 is t rue 
Asserted if clock output signal are valid . 
C_GE T _CLK90 is t rue 
System reset 
Asserted if QDR memory is ini tialised 
QDR memory write addres bus 
QDR m mory wri te data bus 
QDR memory write nable 
QDR memory r ad addre s bus 
QDR memory read data bu 
QDR memory read enable 
Valid if 
Valid if 
QDR memory read ready signal, ass rted when Illelllory is 
r ady to be read after read enable signal 
TABLE 5.14: Detail of memory core input and outpu t sigllals 
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clk in 
elk in 90 
clk in en 
clk out 
clk out 90 
clk out en 
reset 
ready 
mem wr addr 
mem wr data 
mem wr en 
mem rd addr 
mem rd data 
mem rd en 
mem_rd_rdy 
... 
... 
... 
.. 
..... 
.-
..... 
.. 
.. 
.. 
.. 
.. 
I 
.. 
.. 
Memory Core 
. 
.. 
-
.. 
.. 
.. 
... 
-
.. 
-.... 
FIC RE 5.26: Diagram of Melllor COllt roller 
5.4.3 GPS Capture Core 
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13-1. 
qdrl _k 
qdrl _k_bar 
qdrl _a 
qdrl _a_en 
qdrl _d 
qdrl _d_en 
qdrl _q 
qdrl _rps_n 
qdrl _wp _n 
qdrl _bws_n 
qdrl _k_ fb 
qdrl _rd_n_out 
qdrl _rd_n_fb 
qdr2_k 
qdr2_k_bar 
qdr2_a 
qdr2_a_en 
qdr2_d 
qdr2_d_en 
qdr2_q 
qdr2_rps_n 
qdr2_wps_n 
qdr2_bws_ 11 
qdr2_k_tb 
qdr2_rd_n_out 
qdr2_rd_n_tb 
T he GPS cap tur core use ' th 1pp output of the GP d vice. which i ' accurate to 
100 ns, in onjun t ion with th F PGA sy tem clock to provide an accurate tim(' ,'talllp . 
T he GPS cap ture ore inter fac igllals are shown ill Fig. 5.27 and a dc. crip tio ll of the 
control param ters and input / ou tput ignals is giv n in Table. 5. 15 
Within the GPS capture cor a counter which increm Il ts on ev ry ri 'ing edge of the 
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clock 
reset 
trigger 
time_stamp ... 
... 
.. 
... 
GPS Capture Core 
. 
/32 
FIG URE 5.27: Dia.gra.m of GPS capture core 
Name Width Description 
clock 1 System clock 
135 
\ pps 
trigger 1 Signal from capture core used to latch the CUlTellt coull ter 
value 
counteLvalue 32 Bus containing last latched counter value 
TABLE 5.15: Details of GPS captme cor core input alld output .·ignals 
system clock. When a ri ing edge of the Ipp igna l is det cted the coull ter i. ' rcset. 
When a fault event occurs the current value of the counter i ' latched in to memory ill 
t he CPS capture core ready to be r ad by til MicroBlaze proce.' or. The ollllter vH IIlC 
provides an offset of the number of system clock cycles since t he last 1pps sigll al. OIl CC' 
the counter value ha been la tch d into memory the counter coutinues to ill rCllleut 0 11 
every rising edge of the system clock. 
5.4.4 U SB C ore 
The USB core control the operatioll of the USB daught r card. Th core was originally 
designed for [70] and was sub equently modified in [69] so that it could be ill terfac d to 
the OPB bus and operated by the program ruuning on the MicroBlaze processor. Th 
USB core interface signals ar hown in Fig. 5.28 and a de;' ription of the input / output 
signals is given in Table 5.16. 
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SystemClock 
SystemReset 
InBufferHalfEmpty 
InBufferEmpty 
InBufferFul1 
UsbDataReady 
UsbInBufferWriteStart 
U sblnBufferData 
~ ~
-
-
USB Core 
... 
..... 
... 
-
--
--
--
~ ~
-
.. 
~ ~
-
~ ~
-
~ ~
-
.. 
-
rdy 
int 
flaga 
flagb 
flagc 
ifclk 
reset 
slrd 
slwr 
sloe 
pktend 
fifoadr 
fd 
F IC RE 5.2 : Diagram of usn core 
Name Width Descriptioll 
System Clock 
SystemReset 
InBuff'er HalfEmpty 
1 System lock 
InBllfferEmpty 
InBufferFull 
UsbDataReady 
1 
1 
1 
1 
1 
UsbluBufferWri ieStart 1 
UsblnBuff'erData 16 
8y't III re et 
A serted if the memory buff r on the 8B boarcl 
is half full 
Asserted if t he memory buffer on the USB board 
is empty 
Asserted if the memory bl1ffer on th USB boi'trc\ 
i full 
Asserted if the SB board i. ready to 1:icnd or 
receive data 
sed to i;Lart 1:ielldillg ea.ch p acket of USB data 
U B data 
TABLE 5. 16: Details of GPS capture core core illPut and output sigllals 
5.4.5 MicroBlaze Processor 
The MieroBlaze processor forms the heart of the fault recorder system. All the logic cores 
in the design connect to the MicroBlaze processor via the OPB bUi; allci the processor 
is respon ible for the coordinatiOl l of the logic cor as well a.s th control of other 
low speed device, uch as t he SD-card and the DAC , to provide a complete solu tion. 
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The Microblaze proce SOl' provide' a text based iuterfac with the user over tl l(' n '2:32 
communication link. 
The MicroBlaze system was created using the Xilillx EDI< dcvcloPlllent ellvi ro lllllcllt 
[ 2]. Much of the VHDL illterface code to the lVlicroBlaze processor. sllch as the OPL3 
interface . is generated automatically 0 that a d ign can be rapidly developed. T here 
are a number of IP cores avai lable to the user includillg an RS232 core aud o'eneral 
purpo s I/ O signals. Cu tom logic cores uch as the capture core ar oUllcctcd to t he 
Microblaze processor through the OPB bus as described in Fig. 5.20 . EDK crcates th ' 
OPB interface based on the number of register requir d by th u er , leavi llg t he u, cr 
to connect the custom logic core to the correspondiug registers. 
5.4.5.1 Theory of Operation 
When the FPGA i pow r d on , the configuration uata for the syst 1Il is rcad 1'1'0111 
the PROM memory and programmed in to the FPGA. Aft r a global r t .' igll t'l l t hc 
·licroblaze program initiali es the y tern. Configuration in format ion regardillg the 
trigger levels for each challllel and the amount of 'ample to record for each tr3ut> icll t 
are stored on the SD-Card. fi croBlaze read the confi guration data alld configures the 
logic cores with the correct parameters before enabling the 'yst m. This ensure ' t hat 
ill t he cvent of powt'r lost, t he FP GA ('(\,11 <tntolllatindl,V l'e(,Ol lfigure it If ollce power is 
re tored. 
Once the ystem is nabled , t he capture cor begin to mOllitor the ADC data. for 
a t ransient or for all xternal trigger ev nt. When an event occurs th captur core 
writ data to the QDR rn mory and is ues a. trigger event signa.! . The trigger VCll t 
signal cau es the GP capture core to Ia.tch the CUlT nt time stamp alld interrupt the 
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MicroBlaze proces or. Wh n the Microblaze proce . or receives an interrupt signal it 
disables the capture core to pr vent any further trigg ring whil ·t it upda tes the QDn 
start address in the captur core with where to start recording the next trallsient evcnt. 
The capture core ire-enabled so that it return to lllonitor ing for the Il l"xt fallit eV(,llt . 
When the recdone ignal i asserted the MicroBlaze proces. or reads t il transicnt 
stored in the QDR memory and records it to the D-Card . The proc s '01' also records 
the latched time stamp from the GPS capture core to the SD-Card. 
The sy. tem can also receive inputs from the user via the RS232 communication chanllel. 
The system has thre mode ' of operation. Whell the fault recorder is in test Illocle. 
recorded transient event ar immediately ent from th QDR memory to t it Ito t P . 
via USB cable link. When th fault recorder is ill operationall1lod (default Illode). fault 
data is recorded to the on-board SD-card 0 that a host PC is not r quired to be pr SCll t. 
Whell the ystem is in retri ve mode the recorded data. i read from t it SD-earcl a lld 
ellt via USB to the ho ·t P . The fault record r is cit eked at intervals O IlC installed ill 
the lIbstation or remote location. The y tem i takell out of operatiollal Illocle when 
configuration data n eds to be changed or when downloading data frOIll the D-canl via 
USB to the ho t PC. 
5.5 Testing 
Behavioral illlulation models w r performed for each of the logic core ill the cI 'igll 
aud can be found in Appendix C. All cores simulated with the corre t re. p lise. 
The design was ynth i ed for both the partan-3 1500 gate and 4 1 gat· dev ice::;. It 
was found that there was a limit to the maximUiIl sampling frequency that the ADC. 
could be run at if more than 4 ADC were includ d in the d sign. If five or six AD s 
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ar required then the QDR memory must be run at 1.5 tillJeS the clock fr qll'llCY Ilsed 
for the ADC sampling and both of the QDR memory devices are required. llel 'r t ilese 
conditions the place and route algorithm was not able to me t all timing l"cqllirCIlJCll ts. 
Thi. was partly due to the layout of the QDR memory on the FPGA device wilicl! cOl Ild 
not be changed. {uch effort was made using manual placement method to try all r duce 
the clock delay but was un uccessful. If six ADCs are to be u. ed thell the maXiTllUIll 
sampling frequency achievable is 26.66 MSPS. If four ADCs are being used thell tlte 
design meets all timing requirements and the nHLximurn ADC 'alllpling freqncll 'y i . 40 
MSPS. 
To test how the ystem perform d to likely fault tran iellt sigllal -' an Arbitrary \VavefOrIll 
Generator (AWG) was u ed to gellerate an a llalogu signal based 011 fault trail 'ients from 
the simulatioll lllodel of the power network in chapter 4. An xaJllple of the simlJlatcd 
and recorded data is showl! in Fig .. 5.29. 
Visual inspection of Fig. 5.29 shows a very high degree of correlation. Si JlJilar re. 'ult . 
were observed for different fault t ransients. It can be conclud I that the FPGA y tClll 
is capable of faithfully recording the signals from the DC inpnts. 
5.6 Other Implementat ions 
The reduced sampling frequency of the ADCs which wa: as a result of a ll x essive delay 
on one of the clock signals in the design is avoided if the Micro! Ia.ze proces or is reJlJoved 
from the de igll. An alternative pure VHDL solution wa til refo1' dev loped whi It was 
able to run all six ADC at 40 MSPS. The structur of the design was very si lllilar to 
the Microblaze de ign in that each of the cores were conn cted via a 32 bit data bus. 
However there was no microproce sor in the d sign so Ie fun tionality was achieved . 
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FIGURE 5.29: Comparison of simulated data reproduced by an AWG aud recorded by 
FPGA system for a three phase 100 ohm fault at location 2 
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The SD-card was removed from the design and I' corded event· were !::icnt direct ly to t h 
host PC. If only two ADC are required in the design then they can be rUlI at 
giving a potentia.! accuracy of approximately 4 metres per sample. 
5.7 Summary 
In this chapter the hardware design of a new FGPA faul t recorder has beell described. 
The fault recorder is capable of recording data from up to six input challnels. The 
maximum sampling frequency of the input signals i 40 MHz for up to 4 illPu t challll rls 
and 26.66 MSPS if five or six input channel. are being use 1. Each set of t hr c challll I ' 
has variable gain which is programmable via the FPGA. Data recorded can ithc:' l' b 
sent via USB to a host PC or written to SD-card. Behavioural imulation models for 
each part of the design were perform to ensure corr ct operatioll . The recordcr was 
tested against simulated t raveling wave fault tran iell ts by using an AWG to r 'produce 
the analogue signal for the y tem to captur . The 1'e ults howed that the FPGA 
ystem is capabl of triggering on typical fault tran i nt vent aud faithfully recordill g 
the input signals wi th a high degree of accuracy. 
At alternative pure VHDL de ign was al 0 realised which was capable of l'lllllling all 
six ADCs at 40 MSPS or could run two ADCs a t 0 MSPS making it sui table for faul t 
location on power y terns wi th even shorter di tribution lines. Since th hardwar has 
all FPGA at its core , it call be re 'onfigured umkillg th ' hardware suitabl for not ollly a 
travelillg wave faul t recorder , but as a generic high speed data acqui. it ion yst 111. The 
modular de ign of the hardware also allows different daughter cards to be desiglled to 
extend the funct ionali ty of the hardware. 
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The transducers used to provide signals to the ADCs will be depelldellt 0 11 the situatioll 
in which the recorder i deployed. For this reason the discussion of the trallsducers 
is reserved for chapter 6 which discusses the deployment of t he fault recorder 0 11 t he 
CELSEC distribution line. 
Although the FPGA data acqui ition y tern wa built in collaboration with the applied 
opt ic group , the key features developed for t his project by the author are as fo llow '; 
5.7.1 Hardwar e 
The author was responsible for testing of the ADC daughtrer ard including thc idcllt ifi-
cab on of t t ~ ~ corrcct modifications to the P CB layollt t.o improve the ADC pCrfOrlll allcc. 
The author was also responsible for t he design and testing of t he froll t end variable ga in 
board including schematic cap ture and PCB layout . 
5.7.2 FGPA 
The author was re ponsible for the individual design of the capture core and GPS capture 
core. The author was al 0 re ponsible for the design and impicrnentatioll of the overall 
system so that each of t he separate cores connect d and communicated properly wi th 
each other. Thi incl uded the interfacing of t he 40MHz and 60MHz clock domain '. 
The author was respon ible for t he design and irnplementatioll of the overall Microblaze 
data acquisition system and the design and implementa tion of the pur VlIDL data 
acquisition system. 
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5.7.3 Software 
The author was reo ponsible for de. igning and implemcnting the oftwarc l'I11l 11illg Oll 
the Microblaze processor which provided the memory a d d d e s ~ ~ mallagemcll t of the QDR 
memory and command line driven user interface. The author was al 0 responsiGle for 
the de ign and implementation of .oftware rUBning 011 the host P C for controlling Fl lld 
receiving data when u ing the pure VHDL impl melltation of the data acqui. itioll sys-
tern. 
The testing present in thi chapter was a.lso perform d by the author. Th dcsigll of 
the ADC core and l\'lemory core was done by Hoang Nygucn and the de.'igll of t hr S13 
core was done by Dr. Yiqun Zhu. 
Chapter 6 
Field tests and Laboratory tests 
6.1 Introduction 
This chapter presents the experirn ntal result liS d to validate t il t ime tree gellctic 
search fault location algorithm developed in chapter 4. The FPGA based faul t rc order 
developed in chapter 5 was illstalled in the suo tation of a major M V eli t ribu t ioll line, 
operated by CELESC, for the town of Pomerode ncar t it city of Blullle1l8u ill the Sall ta 
Catrina region of Brazil. A number of witching events were captured by the recorder 
and the design of t he triggering mechanislll was improved based on t Il experience of 
installing the equipment in the ub ta tion. It was recoglli ed in chapter 4 that the t im 
tree gen t ic search algori thm can be applied to a whol range of Iletworks. Th refore 
a communication line wi th several branches which repres nts a siIllilar topology was 
constructed and a Time Domain Ref! ctometry (TDR) device was 11sed to acquire the 
r d l l ~ ( ( t i o l l l pattlTll Huder ditfl'l"C'llt- faulL couditiollS. The t.illle t ree geneti search algori thlll 
was modifie 1 so that it was able to locate fault on the communicatioll lillc. 
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6.2 CELESC Distribution Line 
The MV distribution line made available by CELESC for t he iJJstallation of the fa ul t 
recorder was a major 23.8 kV distribution line serving til town of POlllcrodc Ilcar 
the city of Blumenau in the Santa Catarina region of Brazil. Pomerodc is a. tOWIl of 
approximately 8000 cu tomeI'S and 'upports a number of large illdustrial custOIJl 'I"S . 
CELESC is particularly interested in developing an accurate fault location SChClllC for 
this distribution line because it is particularly vulllerable to p l'lIlanent fault evellts cl lle 
to it radial network topology. When a permanent fau lt occur it has a sirrnifi cant impact 
on a large numb r of compallies and busines cs. Th one-line d iagrarn of the distribu tioll 
line is hown ill Fig. 6.1. 
The distribution line originates at a substatioll approximately 20 km away fro lll POlll rod . 
The dist ribut ion line is significantly more complex than the OIlC valuated ill chapter 4. 
'Thr largc nnmber of snb fcenrrs that branch off the' main line result in t he t ravelillg 
wave patterns becomillg too weak to detect unless the faul t is located to withill .-ix 
feeder junctions with re peet to the ob ervation POillt. It is not sui table for t he single-
ended fault location scheme if only on recorder is installed 0 11 the n twork. Th bus 
bar on which the distribution line originates also ha anoth r di tributioll line of similar 
complexity connected to it . To apply the single-ended fault 10 at ion scheme both of the 
distribut ion line need to be incorporated into the time t ree model b cau. e t rav lillg 
wave ' will propagate through the bus bru' and appear on both lilles. It hould be ap-
preciated at this stage that urban di tribution line . uch as this Olle po. e a formidab le 
challenge to any fault location scheme. 
There were two locations on the distribu tion line where fault locators could b in tailed , 
one at the substation and the other approximately half way along the line ill the town 
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centre of Pomerode. FURB university have been working in collaboration with CELESC 
to develop their own traveling wave fault recorder and have focused on applying cloublc-
ended and multi-ended traveling wave fault location schellles. Their scheme uses SOlll C' 
newly developed impedance transducers [83] connected directly to the high voltage side of 
the network which measure both the high frequency voltage and high frequency current. 
From previous work using two fault recorders [34], faults can be located usi ng the double-
ended scheme and confirmed using the single-ended faul t location scheme if tile f::t1ll t 
has occurred close enough to either of the fault recorders for the traveling wave pattem 
to hRv(! br.r.ll raptured at a kvr.l of fidelity lligh ellCmgb for t lIC ' time tree fault location 
to be applied. The more sub-feeders there are between the faul t and the faul t recorcler. 
the more difficult it is to apply the fault location scheme su ce:> fully. 
The Rogowski coils developed at FURB were installed on the high voltage sid , of the 
network and where operational for a number of months. They were connected to a fault 
recorder uni t developed by FURB [84]. A photograph of the Rogowski coil illstalled in 
Pomerode town centre is shown in Fig. 6.2. During the months that the fault recorder 
was installed a number of fault events were detected but on each occasioll , one of the 
recorders failed to trigger or did not have a valid GPS 'ignal so the double-ended scheme 
could not be applied. During a particularly heavy thunderstorm a surge from a lightning 
strike caused the insulation around the Rogowski coil install d.iu t outside the ubstation 
to break down causing considerable damage to the fault recorder and to the substation. 
CELESC decided that it would no longer be safe to continu using the Rogowski coils 
until they had been redesigned to a higher safety standard. 
Since CELESC had put restrictions on the high voltage Rogow ki coils. only one of 
the fault recorders developed in chapter 5 was installed. It was located in ide the 
sub. tation with Rogowski coils connected to the secondary wiring of a instrument current 
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FIGURE 6.2: Photograph of Rogowski coil in tall d on high voltage 'id of MV cli.-
tribution line 
14 
transformer, used to monitor the power frequency curreut of th di tributioll lin. Fig. 
6.3 shows a picture of the Rogow ki coils cOllnected to th secondary wirillg. he 
Rogowski coils u ed wer supplied by PEM Ltd and hav a baudwidth of 17 MHz which 
is more than ample for use on the di tribution line. However the fidelity of Lhe trav ling 
waves is limited by the bandwidth of the instrument curr nt trallsfonner. To c tablish 
whether the genetic algorithm was still able to estimate the fault location ven when 
the bandwidth is severely restricted the network described in chapter 4 was evaluated 
again but this time the traveling wave data from the ATP imulation was low pas filt r 
with a cut-off frequency of 500 kHz to represent the filtering cff t of the in trUInCllt 
current transformer. The re ult are given in Appendix D. Th re ult how that th 
geneti algorithm can still locate the fault to within au ac ura y of 0.5% (30 m) with th 
exception of single phase faults at the far end of the distribution line wher the soluti n 
space has a false ridge with a higher value than the ridg orr sponding to th fault 
location. 
Rogow ki coils are ideally suited to measuring fault traveling wave ignal. They have 
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FIGURE 6.3: Photograph of Rogowski coil ill talled on ill secOllciary wirillg of curreni 
tran former 
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a high bandwidth and good linearity due to the absenc of llIagneti lllat rial [ 5]. Tit 
lack of magnetic material also re ults in non-saturation of the coil under fault currents. 
A Rogowski coil consists of closely and evenly wound coils of wir on a non-lllagll ti 
former. If the coil is a closed loop with no discontinuitie ' th n th voltage induced at 
the output of the coil is proportional to the derivative of the CUl'rcllt flowillg through 
the conductor that the Rogow ki coil is conn cted around. It can be hown that the 
induced voltage is related to the differential of the current in th conductor as: 
E=SdI 
dt (6.1) 
where S = 47l'10- 7 N A i the coil sensitivity, N is the number of coils aml A is the 
cross-sectional area. In many applications it is necessary to include and integrator on 
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the output of the Rogowski coil to obtain a voltage proportional to the current ill tile 
conductor . However , since we wish to exclude the power frequ lIcy COlllpollellt:, t he 
derivative signal is fed directly to the FPGA and triggering circui try. The derivativ(' 
essentially acts as a high pass filter. Any sudden change in current, such as a fault or 
switching event , causes a large change in the derivative signal which is used to trigger 
the FPGA. The signal is integrated and post processed in Matlab USillg Butterwortll 
filters to obtain the traveling wave signature. 
The performance of the Rogowski coil and the FPGA were tested at PEM using a SDN 
coaxial shunt. The coaxial shunt has an impedance of 100 mohm and a bandwidth from 
DC to 800 MHz. The Rogowksi coil is connected around 15 coil turns of the output cable 
of the coaxial shunt. The shunt cable is 50 ohm terminated. Fig. 6.4 show ' t he respons ' 
of the Rogowski coil to the current pulse. The blue trace i . current pulse generated by 
the coaxial shunt and the yellow trace is the Rogowski coil respon. e. It call be :,ieCIl fro lll 
the trace that the Rogow ki coil produces a very accurate derivative sigll al with a very 
small amount of ringing and overshoot. 
It was necessary to wrap the Rogowski coil 10 tillles around the secondary wirillg he-
cause the ma.'(imum faul t current in the secondary wiring was 5A b1lt the Rogowski coi l 
resolut ion was IV /50A. The variable gain amplifiers on the front elld board were also 
used to increase the amplitude of the transients signals so that they used the full cale 
of the ADCs. 
The fault recorder was installed in the substation for a one month period between 
24/ 04/ 2008 and 21 / 05/ 2008 [67]. During this period 110 fault evell ts were registered 
by the fault recorder although some faults were registered by CELESC during t he smile 
period . The reason the fault recorder missed the e fault events was because of a, la rge 
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FIG IlE G.4: Re ponse of Rogow ki oils to current puIs 
numb r of fal e triggcr ' which aturat d the fault re ord r. The fal trigger v llt · wer 
caused by pickup on the Rogowski coil' from other quipm nt within the nb tation. 
All example of a typical unwanted pi kup igllal on th Rogow ki oil, resp 11 ibl' for 
the fal e trigger evcnts, i. 'hown ill Fig. 6.5. The vent con 'ists of a bur t of high 
f1' qu ncy en rgy most probably relating to 'wit hing ev nt of ther qUiPlll nt in id 
the ub tation. Also hown in Fig. 6.5 is the samE' signal filt<.>1' d with a 4 pol 1 w pas' 
Buttpnvorth filter with a cutoff frE'quPllcy of 500 kIT7.. The d sign of th fault re order 
was improv d to include an IIR filter all the input of the trigg r logic cor with th 'am 
char act ri tics to uppr the high fr queuc pi kup, howey r thi ' was only po 'sible 
after th on month installation period. 
During the in tallation of th fault r order a numb r of capa itor 'witching v nt were 
captur d uch a th one ill Fig. 6,6. Capacitor banks ar 10catC'd at diff('1'('ut point. 
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FICURE 6.5: Example of unwanted pickup signal 011 Rogowski coil respon 'ible for 
causing false trigger events 
Chapter 6. Experimental Results 153 
along the distribution line to compensate for reactiv power 0 11 the 11 twork. Wll t' 11 
a capacitor bank is initially connected to the distribu tion line. the ca pacitor a p p c " r ~ ~
a. a short circuit before the capacitors begin to charge. The sudden applicatioll of r\ 
capacitor bank causes traveli llg waves to be created not diss imila r to t hos' rcatcd by 
a short circui t fault event. The capacitor switching eveuts are more cOlllplex ill llature 
than fault event becau e of the different op erat ing t ime of the cOlltactors used to 
attach the capacitors to the distribution line. They therefore calluot b all Cl lysccl usi ug 
t he single-ended fault location a lgori thm but do give an indication that th faul t recordc'r 
can successfully trigger on tran 'ient event similar ill nature to shor t circuit vellt s . 
The environment in which the fault recorder was operating ill wa,' far nosier t hall orig-
in a lly anticipated . Some fa lse triggers were expected but not to the extell t of what 
was experienced. To improve the performance of th faul t recorder a l1Ulllber of illl -
provements can be made to t he fault recorders triggering rneclta lli ' fII ill addition to t it 
filter. 
Using the derivative current as the signal to trigger OIl is particularly bad in a uoi:-y 
environment because even a sm all amount of high frequency noi e can a.pp ar a la rge 
changes in the derivative sigllal. A better solution would b to include an ill tegrator 
on the output of the Rogowski coil and bandpas filter the in tegrated . ignaJ to ouly 
include the frequency content of interest (i .e. 100 kHz - 500 kHz) where th m ajority 
of th e energy of the t raveling wave is located . The band pass filter could either be 
implemented as part of the FPGA using a digital fi lter or could be ill1plelllented as a ll 
annitionaJ analognc filter on t.hc front ('nn bOnl·d. III ('ither case, this sigll a.l would uly 
be u ed as the trigger. The unfiltered output . ignals of the front-end board would still 
be the signals recorded by the FPGA and a.ll po t proces ing of the data. would be dOll 
in Matlab or simila r analy is program. 
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FICURE 6.6: Example of capacitor switching event captured by fault recorder 
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The fault recorder will continue to be used in future deployntell t::; with illlprovelllell t::; to 
the triggering mechanism on simpler network topologie when t hey arc iliad' Hvaila ble 
from CELESC. For distribu t ion line such as that in Fig. 6.1, whicb pla.y sllch a Cl"llcial 
role in the supply of electricity to many important CustOlll rs and which have a particlI-
larly vulnerable network topology, t here is justification for a Illulti -ended falllt locat ioll 
scheme. 
6.3 Branched Communication Line 
Th branched communication line constructed and used to evaJ nat t h ti 1l1e tree gC II 'tic 
search algori th m using t ime domain reflectometry is depicted ill Fig. 6.7. 
80 1/fl) 82 (3) 84 (8) 
FIG RE 6. 7: Diagram of branched communication lille (I II gt lls a rc ill 1IlcLres) 
In recent years there ha been a lot of re earch to develop methods of locati llg faults 
on aircraft wiring [63]. The ma.jority of research has concentrated on rcflcctometry 
tec:hniques bec:a.use of t.hr a.c:cura.r.y thry ra.n provinr. Ref\rdometry te hlliques illjrct a 
signal into the n twork and measure the refl ection re pon e. Refiectomrtry techniqnes 
rely OIl there being a measurable change in chaTact ristic imp la nce at t he locat ion of 
the faul t . Electrical faults on aging aircr aft are a significant problelll for the aerospac 
I 
industry. As aircraft age the in ulation on the wiring becom ' more brittle. Vibration 
cluring operatioll amI t Ill' cliffc' l"C!llC(,S J.H'twcCIl a t.lllospllC!ric: ("ollClit.ioll s clmillg Hip;llt. Hllcl 
on the ground increas the chance of short circuits , broken wire a llCl fray ' ill insulation 
[63]. Many of t he fault t hat occur on the aircra ft wiring a.r intermittent falli t t hat ollly 
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occur during fl ight. For example, shorL circuit or broken wire fault s Ill ay ollly h C01llC 
apparent ru a resul t of t he operational vibratioll of the air raft. At" illg fa ul ts causcd 
by frays in the insulation may also only occur when the aircraft is ullder certaill load or 
vibrational condi tions. The loss of critical electrical ystems ()I" a. fin - j"( -:ml t ill g frolll 1-1 11 
electrical fault can have devastating consequenc s. 
Engineers that try to locate faults that have be n reported during f1ighL of Len cOllclude a. 
no faul t found condition because the fault no long r appear. as a significant c1i scolltillllity 
in characteristic impedance. There have beel! a number of suggestio11s to illlprove the ac-
curacy of refiectolIletry techniques so that small changes ill th haracteri t ic illlpedallce. 
such as frays in insulation, can be identified [ 6]. However , ev n a 'light challge ill the 
cables po ition can change the characteristic impedanc enough to 111a k the refl ectioll 
caused by a fray in in ulation [87] making it virtually impo sibl to 10 'at' th ' fr ay llsing 
any of the traditional ref! ctometry techniques . 
An alternative approach under developme11t is th cOllt illUOU mOllitorillg of wirillg whi lst 
the aircraft is in operation. During the time in which the fault i a t ive, i.e. before th 
operatioJl of the circui t breaker , the fault location will app ar as a signifi ant impE'danc(' 
niscontinllity which can be c1C'tcctcn using rrflcctomctry t.C!dmiqu . A nU\llber of re-
fiectometry techniques have been proposed , which can be performed without i11terfering 
with the normal operation of the cable being monitored . qu 11 e Time Domai ll Re-
flectometry (STDR) [64] and pre ad Spectrum Time Domain ReA ctometry (SSTDR) 
[65] are reflectometry technique which involve inj ting a low level ps lido lloi billary 
sequence on to the cable being monitored and correlating th translllitt d s quellcc with 
the received signal. The PN-sequenc i choseH so that it has all autocorrelat ion of 1 
and zero for all other instanc , including correlation with a delayed versioll of itself. 
The result of the correlation shows peaks at point relating to impedance discoutiuuities 
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on the cable and represents the impulse response similar to what would be obtailled if 
traditional time domain refl ectometry were used . Other examples of onlin e refi ectonl<'-
try techniques include multi carrier refl.ectometry [88]' which illvolve!:i inj ect ing a signal 
made up of a selected cOlllbination of frequencie!:i, a lld 1I0ise dOlllai ll rl'flcctoll H!t rv IX!)]. 
which is a completely pas ive technique that uses the self correlation of existi llg signal::; 
on the cable to estimate the impulse respollse. There are very few exalllples in t ile 
li t erature where the reflectometry techniques hay been applied to branched networks 
[63] . 
Tillie dOlllaiu refledollletry will be u!:iell to eva.luaLe Ule performance of t he ti me tree 
genetic algori thm fault location scheme on the brallched omlllllnicatioll lletwork . All 
Agilent 54754A TDR device [90] was avai lable for makillg laboratory TIl a ·urement . . The 
fault location technique could equally be applied to STDR or SSTDH Illeasurcments or 
any other rcfl.ectomctry technique that an extract the impul · r spollse of the ll etwork. 
6. 3 .1 Experimental Setup 
The network was con ""tructed out of RG-58 coax:ia.l cable which ha!:i a charac teristic 
impedance of 50 ohms and a velocity of propagation equal to 2/ 3 the spe -<I of light . 
Three faul t locations were chosen to impos short ci rcuit fault · c.l'::; indicated ill Fig. 6.7 
with fault resistance of 0 ohm 25 ohm , 50 ohm and 75 ohm. Til locations of t h fault ' 
are detailed ill Tabl 6.1. 
Fault ID Faulted Branch ode l (ru ) Locati 11 ID 
Fl B1 5 1499 
F2 B2 1 2099 
F3 B4 6 3899 
TABLE 6.1: Details of fault locatioll 
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The time tree program was modified so that it produced the T OR iIl1PU \sC respolls(' 
in tead of the fault impul e re 'pon e. This was achi v d by placillg thc illitial pulse at 
the node where the TOR device was located illstead of the placing the initi a l pulsc at t lte 
fault locati01l. TIl(! t illle tn'() p r r ~ n n l l i i wa.'; l'lloclifi('cl so that it Ilad a clista ll('e resolution 
of 1 cm which tran late to an effect ive ampling frequency of 20 G P . 
The Agilent 5475A TOR clevie used records the . tep rcspollse of t llc nctwork at a 
sampling frequency of 1.024 GSPS. The device used was an Agilellt . Th illlpll\se 
re ponse was extracted by applying a high pa s 'ingle pole Bu tterwort h fil ter with a 
cut off frequency of 5 '1Hz ill ~ l a t l a b . . The TDR illlpul:e r ' ' p O J J ~ e e wa r e - ~ ~ l l l p p e d d ill 
Matlab at the same ampling frequency ru the time t r c progralll (20 G P ) s that 
direct correlation could be made between the record d impul e r . pall e and th ti llle 
tre impul e re pan e. 
The time tree impul e response wa created by saJllpl :'l.lld hold of t il · idenl illlplllsc 
response La obtain the step r pons and then band p filLer d llsillg t hc sa Il! lo.,v r 
cutoff frequency of 51Hz us d to cxtract the implll ' r pOllse frolll th 1IlCa.tim cc! TDR 
reo ponse and an upper cutoff fr qll nc)' of 512 IH7. whi h is half thc ori gin al . amplill!2; 
frequellcy of the TOR device. 
The TOR device has an output impedance of 50 ohm a stub resi tanc'c of 50 ohm 
was included ill the t ime tree model at node 0 which i. wI! re t hc TOR d vi c wru 
located in the actual experiment setup. The matched impcdallce at> orbs wave.' arr ivi llg 
at the TOR device preventing further refl ections . For each fault conditioll. t ile l' ord d 
TOR response was compar d with the t ime tre I' SpOll. and the COlT ·laLiu lI 'udhciellt 
calculated . The olution pace for each of the fault condi tiollS was calculated ill a illlilar 
fashion to chapt r 4. Each location on the network was given a unique ID '0 that it \Va." 
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possible to plot the whole solut ion space on on graph. Dctails of thc locatioll IDs for 
each branch is given in Table 6.2 and the location ID for each fault is givcll ill Tnul C' G.l. 
Branch ID Branch Length (HI ) LocatioJl ID rallge 
BO 10 0-999 
Bl 10 1000-1999 
B2 3 2000-2299 
B3 10 2300-3299 
B4 8 3300-4099 
TABLE 6.2 : Details of branched communication lille 
6.3.2 R esults 
A comparison of the TDR response for the branch network made froll1 RG-5 (' axial 
cable and the time tree simulation i hown in Fig 6. , Fig. 6.9 and Fig. 6.10 f r arh 
fault condit ion. A summary of the correlation coeffici ·'nLs are given in Table 6.3 . 
Faul ID Fault R istancc Corr lation Coefficient 
Fl 0 O. 7 
Fl 25 0.94 
Fl 50 0.94 
Fl 75 0.94 
F2 0 0.93 
F2 25 0.92 
F2 50 0.93 
F2 75 0.93 
F3 0 O. 7 
F3 25 0.93 
F3 50 0.93 
F3 75 0.93 
TABLE 6.3: Correlation coefficients for faults on RG-5 coaxial cable branched lIetwork 
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FIGURE 6.8: Compa.rison of measured TDR response a.nd time tree sinmlaLioll for fault 
location 1 
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FIGURE 6.10: Comparisoll of measured TDR response and time tree silIlulatioll for 
fault location 3 
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From visual inspection of the graphs and the correlation coefficients in Table 6.3 it can 
be seen that there is a high degree of correlation between the time tree prediction and 
the measured TDR response for all fault conditions. The differences result from the fact 
that attenuation and distortion of the traveling waves are not modeled in the tillle tree 
analysis. 
The solution spaces for each fault conditions on the RG-58 network are shown in Fig. 
6.11, Fig. 6.12 and Fig. 6.13. In each of the graphs, the x axi. i. the reflpdioll 
coefficient at the fault location and the z axi is the fitnes value which is the absolute 
value correlation coefficient calculated for the Illeasured ilupulse l'espons and th tilll 
tree simulated impulse response. 
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FIGURE 6.11: Solution space of measured TDR response for fault location 1 for real 
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Fault locations 1 and 2 are both one branch junction away from the TDR injectioll point 
and fault location 3 is two branch junctions away from the TDR illjectioll poillt. The 
Chapter 6. Exper'im ental Results 
0." 
t O.G IE 
E 004 I-
.§ 
'" 
" j/ l' 02 ~ ~
0 
§ OS 1 
IE . \ \ \ ~ ~ ~ ~~ ~ U.(-i § 0.4 ~ ~ ()2 I 8 (I 
0 0 
-o.n 
Refteclion coefficenl Location ID Refloct.1OIl coeffi«ll t LocAtion ID 
(a) 0 ohm (b) 25 ohm 
I 0.1\ ~ ~ O ~ ~
IE IE 
~ ~ O.G ~ ~ U.t. 
c 
.. (104 ~ ~ 0.4 
1 O.l 
c.. ! 02 
0 Il 
0 () 
·0,:" .(lJj 
Reflection coeffie'en\. Location lD Locflllon 10 
(c) 50 ohm (d) 75 ohm 
FIGURE 6.12: Solution space of measured TDR response for fault local iOIl 2 
~ ~ 0." 
IE 
E 06 
~ ~ II.J 
~ ~ 0.2 ~ ~
0 
II 
R.etlectiou roefficen1. 
(a) 0 ohm 
E D." 
IE 
E U.G 
. ~ ~ 01 ;; 
1 02 ~ ~
(J 
U 
(c) 50 ohm 
LocA.tion 10 
400U 
l os 
~ ~ OG 
~ ~ OA 
~ ~ 02 
o 
o 
R .. f1t'('t ioll corfficenl 
l U,K § IHi 
c g 0' ~ ~ 0.2 
() 
0 
- I 
Lornlioll 10 
(b) 25 ohm 
(d) 75 ohm 
FIGURE 6.13: Solution space of measured TDR response for fault location 3 
16.! 
IIMlU 
Chapter 6. Experimental Results 165 
clearest ridges corresponding to the correct fault location occur for low r c ~ i s t t l l c C C fHults. 
o ohm and 25 ohm. t hat are closet to the TDR illj ctioll POi ll t. Faults with a lower 
resistance produced a stronger, more defined , ridge in the .. olu tion space beca use of the 
larger rdicc tion at. tile fault IO("cLtiul l. The st.rollg(·r rdlc<tion c r e a t e ~ ~ a more disti llct 
change in the TDR response which i. easier to identify in the solution space. 
6.3.3 P erformance of Genetic Algorithm 
The genetic algorithm was run with the same parameter a in chapter 4. A populatioll 
size of 100 was used with a mutation factor of 0.05. The result of t h genetic algorit llllls 
performallce is shown in Table 6.4. 
Fault Resistance Branch Distance (em) Reflection Correlation Branch Error Distance Error (%) 
Fl 0 1 509 -0.85 0.904707 pass 0.60 
Fl 25 1 510 -0 .55 0.9431 7 pass 0.67 
Fl 50 1 505 -0 .33 0.942322 pass 0.33 
F1 75 0 950 -0.21 0.94282 fail nla 
F2 0 2 95 -0.91 0.939671 pass 0.45 
F2 25 2 129 -0.66 0.92629 pass 2.64 
F2 50 2 128 -0.36 0.939298 pass 2.55 
F2 75 2 137 -0.31 0.934534 pass 3.36 
F3 0 4 685 -0.84 0.922058 pass 4.47 
F3 25 3 805 -0.63 0.919793 fail nla 
F3 50 4 644 -0.47 0.937243 pass 8.21 
F3 75 4 637 -0 .28 0.933987 pass 8.57 
TABLE 6.4: Performance of Genetic Algorithm on Branched Network using TDR Analys is 
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In the large majori ty of cases the genetic algorithm iclent ified th ' orrect bra ncJ ) whNe 
the faul t was located and found the correct location with I .. t hall 2 o/c error wi lid I 
translates to a di. tance of 46 Clli. The occasions when it failed to fi ll d the corrcct 
location related to either high imp danc faults or faul t that are in th fur thest ZOIl(' 
from the inj ection pont . There i. no clearly defined ridge ill the 'olu t ioll . pa for high 
impedance faults so the GA i likely to converge 011 one of a large ra llg of possible 
solutions. 
6.3.4 Limitations 
The ext nd to which traditional TDR respon scan bud wi th tillle tree cUI Fl lys is to 
locate faults on branch d wire n tworks is limi ted by th numb r of COIl · cut ivc branches . 
the re i tallce of tbe fault , and the attenuatioll alld di tort ion of the TDR. signal ca used 
by the cable. Recall from chapter 4 that the lIumber of jUllctioll · that xi t betwe n 
the ob. ervation point and th fault location has the gTeatesL impact on Lhe ability to 
detect t he individual wavefront. Every time a traveling wav is tran mi tted throllgh 
a junction of thr imilar transmis ion lines its amplitude is reduced by 2/ 3. It was 
found through cxperilllcllL t ha.t it was difficult to d ·ted u fault that wa more thall t hree 
branch junctions away from the inj ction point u ing the TDR de vic avai labl in th 
laboratory becau e th wave have to travel twi c this di ta nce i.e. from th injection 
point to the fault and then back to the injection point . Thi t herefor ' pu ts a limi t on 
the complexity of the network that th time tree analysi all be a.ppJi'd to. Car ful 
posit iolling of the TDR injection poiHt could incr as th numb r of on 'ecutive branche · 
in the n twork . If the inj ection point wa cho en in th middle f the network. t here 
could b three con ecutive branche in one direction and thre' cOHsecutive braHch s ill 
the other direction. On a real ystern however it may not by po ible to in ert a TDR 
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device in the middle of a n twork. One of t he drawback:,; of t radi t iollal TDn is t hat t ile 
steep tep voltage that is injected into the network ha a wide balldwid th. T il lI ighC'r 
frequency component are attenuated and dispersed more rapidly making it di ffk1l1t ro 
det.crlllin(! the t" OlT(!ct mTival tiuw of tlt(! rdicct(!<l pnls(·s. Ot ll('r rd k dolll f' try t(!dllliqll< 's 
such as SSTDR may perform bet ter because it ha a narrower bandwid th. Al tcruat ivcly 
the t ime tree program could be improved to try alld approximate the attclluatio ll a lld 
dispersion effects . When applying t he t ime t ree analy is to overhead line ' thc 1U1lOllll t 
of attenuation and dispersion is relatively small becau e the surroundillg Hlcdiulll i!; 
air and the conductor are pread far apart when compareel with the di amct r of the 
conductors. The same cannot be said for most cable configuratiolls wher condllctors arc 
bundled together and the surrounding medium i. a diel ctri . Under thc. e CirC1llllstall C" s 
attenuation and dispersion is more acute. The level of a t tcnua tion alld di!;tor tioll ill 
coaxial cable is rela tively low when compared with other nOli-imp dallce controllcd t:nblcs 
which is why the time tree in this case has provided a rcasonabl approximatio ll. 
When the time tree analysi technique was appli d to faul t generated t ravelillg wav . III 
chapter 4 it was able to locate high impedance faults wi t h a similar slice .. - ratc to low 
impedance faults. This was because the injection point changed depclldillg a ll where 
the fault was located which gave rise to lar ge change ill the refiect iOlI pattern . Sincc 
correlation is performed on the whole faul t signature, t h location of other wavc!; ill thc 
faul t signature playa large role in determining t h fault location. Wi tll TDR analy is , 
the inj ection point remajns const ant. Low impedallce faul ts t ill cause a significall t 
change in TOR respon that can be detected but high impedance faul ts that ar larger 
than the cable impedance produce less distinct re pOllS· which i why ill t he solu t ioll 
spaces in Fig. 6.11 to F ig. 6. 13 high impedance faul ts have I ss of a di t inct ridg at the 
'orrect fault location. The effect i exacerbated the more junctions there are betweell 
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t he observation point and the faul t location. 
6.4 Summary 
In this chapter experimental results were obtained to test the t illle tree gellet ic search 
algori thm. The new high speed t raveling wave faul t recorder developed ill chapter 5 was 
deployed on a MY distribution line in Brazil. The complexity of t he distribut ion line 
was far beyond the fault find ing capabili ties of the time tree algorithm because of the 
number of sub-feeders that branched off the network. T he fault recorder sufFered from 
many false t rigger events which flooded the memory card with ullwanted data resul t illg 
in actual fault events being missed . The triggering mechanism has since been illlproved 
to reduce the amount of false triggers. 
A bran ched communication line was constructed and a TDR device wa' used to evaluate 
the performance of the t ime t ree search algorithm. Three fault locations were investi-
gated wi th fault resistances ranging from 0 to 75 ohm. It was found in th majori ty 
of cases t hat the gcnetic algorithlll identifieu the correct hranch where the faul t was 
located and to within less t han 46 em of the actual location. 
Chapter 7 
Conclusions 
7 .1 Introduction 
Fault location methods can be categorised into impedallc b::tsed , travelillg w::tve based 
and knowledge based techniques. 'Iraveling wave bas d techniqu offer , pot ntially. 
the most accuracy. They can either be il1lplem uted a ' double or mul t i Jld d ch III " 
where syncronised measurement. are taken at more than one location on the dist.ribution 
liue, or implemented as a single-ended scheme, w r ' measuremellts are takeJl frolll 011 
location only. The doubl and multi-ended chern idell t ify the arri val t im of the 
ini t ial traveling waves at two or more locations to e timat the faul t locatio ll wher as 
the single ended sch m estimates the fault location by idelltif ing the tim betw Jl th 
ini tial traveling wave and the wave reflected from the fault . 
The advantag s of the ' ingle ended scheme are that it do S llOt require. yl1 croJlis d 
measurements to be taken and does not require a commullication chaJlnel. The chnJ lcnge 
of traditional ingle-end d fault location is to correctly and reliably ideutify t he wave 
refie ted from the fault 10 ation . On a radial di tribution lin this is particularly difficult 
170 
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because there are many points of reflection resulti llg from sllb-feeders Lhal, bralldt orr 
the main line. It is very hard to differentiate between wave r Aected fr 1ll the faulr and 
other reflected waves using tradit ional correlation te hnique . 
In this thesis a dift"erellt approach was takell to sillgle-emled falli t location by cOllsid-
ering t he traveling wave 'fault signature' as a whole, rather thall try ing to idelltify the 
first individual reflected wave from the fault . It was assumed that each fa ul t locatioll 
produced a traveling wave signature that was unique euough to cli ft"er r.nti aJ0. it self frOllt 
other fault locations. The obvious exception to this as umption i. if the rad ial Iletwork 
has symmetry, however , t his can be can ider d a p cial cas ratlt r thall t it norm. 
7.2 Time Thee Genetic Search Algorithm 
The illteraction of traveling wave on a distribution line t ltat h,L everal 'ub-fe ders is 
a complex one. Since there me many routes a travelillg wav ca n propagat alollg. both 
posit ive and d structive in t rfer nce of t he waves can occur. Analysing the relative po-
sitions of each wave in the fault ignature determini tically becomes cOlllplex. Therefore 
a different approach based on a genetic earch algorithm wa U ' d. 
A genetic algorithm tal<. a heuristic approach to find the optimal fau lt location. It 
seeks out the optimum solution to a problem using the mechanics of natural s lect ioll . 
Genetic algorithms have b en shown to be efficient a finding Lh optimulll solu tioll to 
complex probl m . 
For the geneti arch algorithm to work efficiently a method for predi ti llg t it traveli llg 
wave fault signature for many different fault 10 ations in quick succ s.- ioll was requir d. 
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Time t ree analy. is u. s t he principle of th Bewl y latti c diagram and poill t:; of re fl ('("-
tion in t he network to keep t rack of a ll t he t raveling wave. following a el i ·t urbance. It 
was shown that time t ree analysis exhibits a high degre of correlation (a bovc 00% in 
the majori ty of case con idered ) with the traveling wave pattern simula.ted using ATP. 
The advantage of time t ree analysi. i the sp · d a t which thc t rav lillg wave pa ttern 
can be simulated and the ease at which t he time tree call be reconfigured t represent ~ t t
different fa ult condi tion. 
An autonomou t ime tree genetic arch a lgori t hm was dev loped in hap tcr -l and \Va ' 
evaluated against a branched di tribu t ion line simulated 1.1 ing ATP. Four fa.ult locat ions 
were inve. t igated to determine how well thc 'carch a lgori t hm per fo nllcd fo r lo 'c up 
fault , far end faul t, faul t near the half way point and faul t · on ub-fc d rs. F r aeh 
location , four fault resi tances ranging from a to 1000 hm \V r illv t igatcd . T hr \ 
phas fa ul ts, pha e to phase faul ts a.nd single phase faul ts wcr cOll'idcrcd . T he ti llle 
tree simulation re ult and the ATP sinlUlatioll resul ts wer compar d wit h each other 
by calcula ting the on"ela tion coeffi ient for a window length qual to twice t he dista.llc 
from the observation point to fur th t location on the network. The a l>solu t value of t it 
correlation coeffi cicnt was u ed as the fitn e function of the genetic searclt a lgori t hm . 
For each of the t raveling wave fault signatur inve tigatcd the solu t i n space of tit 
genetic algori thm was calculat d. It was hown that th re was a ridge ill the 'olu t ion 
pace carre ponding to t he corr ct fault location for a ll fa ult ondi t ion cOllsid red. T Il 
genetic a lgorit hm converged OIl t h carr ct fault location to wi thin 30 m or better whi h 
t ranslat to ju. t under 0.5 o/c of the total lin length. The g netic a lgori t hm work d 
consistently over al l faul t re i t ance value howing that the fa ul t 10 ation scheme is not 
limi ted by high re i tance fault. 
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The genetic algorithm was also able to correctly locat single phas fault , 011 thc llL'twork 
even though the ground mode propagatioll was not modeled ill the tillle tre siul1!latioll. 
The effect that the ground mode propagations had on the traveling wave pattel'1l cOll ld 
be crudely repre en ted by the time tree as a large resistallce ill series wi th the fa 111 t 
resistance. There wa: a maJeimum in the solutioll space correspolJding to til corrcct 
fault location and the genetic algorithm was able to find it , 
7.3 Fault Recorder 
In chapter 5 a new FPGA based high speed data acqui itioll board wa. dev I pcd suitabk 
for capturing traveling wave data on di tribution lilles. he recorel I' b capHbk of 
capturing data from six ADCs at 11 maxilllum alllpling fl' quency of ·.tO 1 P ' which 
is four time higher than the origillal obj ctive. If only two DCs ar r 'qllircd. H 
sampling frequency of 0 MSPS can be achieved. The high salllplillg fr qllelle.v cllid 
reconfigurability of the FPGA devi e mean this gen ric high p eel data acquisitioll 
board can be u ed in a variety of ta 'ks other than capturillg travelillg wave e1ata. The 
modular de ign allow other input/output cards such a DAC, LAN CO llllCCtioll . etc. 
to be developed to further extend its fUllctionality. Laboratory t 'ts with an arbitral'.v 
waveform generator confirmed that the ADCs could faithfully record 'd the ctllalogue 
signals at their input. 
7.4 CELSEC distribution Line 
The FPGA based fault recorder was in ·talled on a distributioll line ill Brazil operflted 
by CELESC. The cOlllplexity of the distribution line, cOlllbill d with the olle I1lO1Ith 
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installation period, made the chance of capturing a fa.ult evcll t which cOllld bc C:111nl,vscd 
using the time tree genetic algorithm a very ambitious ta k. It is t hcrefore llot surpl'i ' illg 
that a fault event was not captured. 
The original plan was to use Rogowski coils cOllllected to th high voltagc :-;ide of the 
distribution line to cap t ure the traveling waves at a higher fidelity. This was not possible 
due to safety concerns so the t raveling waves weI' extracted by COllllccting Rogowski 
coils to the secondary of an instrument current transformer. It was ShOWll ill ApPclldix 
D that the genetic algorithm could still locate the correct location of the fault 011 thc 
example network in chapter 4 even if the travelillg waves were low pa.ss filter wit I! a. cu\,-
off frequency of 500 kHz wi th the exception of illgle phase fault · at t il fal' cnd of th 
line. This in theory would mean that ther i still sufficient fideli ty in the traveling Wl;lVe' 
pattern even after the fi lt.ering effect. of t.he current. in. trum nt t raIl. form r to p rforlll 
accurate fault location. 
The chan ce of success could have been greatly improved if a lllore sophisticatcd t rigg r-
ing mechallism had been implemented that was able to better discriminate falsc triggcr 
events . The alllount of false t rigger events from Ie tromagn t i intcrfer nee withill the 
substation was far worse than was initially anticipated and highlight.. t.h(' cli ffic lllt.i c. of 
t rying to capture short high frequency events withill a lloisy cllvirolllllcll t. The short-
cOl1lillgs of the trigger mechanism have since been addressed and it is hoped that in t Ile 
future that it will be possible to capture travelillg wave data frolll a distribution line 
with a simpler topology. 
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7.5 Branched Communication Line 
A branched communication line made from RG-58 coaxial abIes was cOll."tm ctcd a lid 
used to evaluate the performance of the time tree genetic search algorithuJ. IIlSt(,Hd of 
using fault generated waves, a time domain refiectometry device was used to inject a 
high frequency pulse into the communication line and the · u b s s ~ q 1 1 : J J t . . n :Jkct iOll pat j,( ' rJl 
was recorded. Three fault locations were evaluated with fault l l e e i ~ t t l l c e s s l"allgillg fro 11 I 0 
to 75 ohm. The time tree predictions showed very strong correlation with the r('cordcc\ 
TDR response. above 900/( in most cases. This goes someway to verify tlH1t t he ti ll lC' t ree 
analy is is a good representation of real world m a ur lllent however t l l l ~ ~ lIlust abo he 
c;ollJinned with fa.ult gellcratcd traveliug waves. 
For each of t he fault condition ' investigated , the whole solution spac of t li gelleti c; 
algorithm was calculat d. The ridge in the solu tion pace COlT spolldiug to t il correct 
fault location was most pronounced for low resistance fault, bC'C'f1.1 lsC' thC' strong rC'fiC'ction 
at the fault location causes the mo t noticeabl change in the r flection pattern . 
When fault generat d traveling waves are used to locate the faul t , th ilJject ioll point of 
the traveling waves changes depending on the fault locatiol!. Wheu TDR a n a l y y i s s is bci llg 
used, the injection point remains the same. The TDR re pon. e for high re 'istall ce faults 
above the cable impedance re ult in only small chang in th refiection p ::I tt ('rn fmrl is 
why t.he corresponding solution spaces do not have well defined ridge ' COlT spOlld illg to 
the correct fault location. 
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7.6 Suggestion for Further Work 
Although a considerable amount of time was spent developing a new travelillg wave fl'llllt 
recorder to capture the fault 'ignature at a higher fideli ty it was unsucc s ·ful ill capturillg 
any fault events. Shortcoming with the triggering mechani 11\ have ince hCCll addressed 
and it is hoped in fu ture deployments that it will be capabl of cap turillg fa ult 'vellts 
which can be analy. ed u ing the time tree method. The time tree gClIetic algorit.lllll 
could also be applied to t ran mi sion networks as a cOlllplement to the double-ellded 
scheme. 
Further investigation i needed illto how well the time tree pr dictioll compa r s to t rav-
eling waves that have propagated on underground cal Ie .. The velocity of propaga,tio ll 
is slower on cables but more importantly, the effect of att nuatioll alld disp 'n;ioll is 
greater. All approximation to the attenuation and di per iOIl may II e I to b illcluded 
if the distribution line consists of sections of underground cable. Th ti m tr model 
could al 0 be extended to the three phase ca e and repr 'ent t he gTOUlId lllodc prop-
agations. This will increa e th computatiollal burden and increase the t illle taken to 
estimate the fault location. 
The signal analysis of traveling wave patterns in thi t he is has focused 0 11 the tim 
domain representation. This has worked well in th majority of imulated c< . but 
th reality of working with a real di tribution line has highlighted that t he qu ality of 
the captured traveling wave pattern i likely to be corrupt d by noise. Using H.ll a lysis 
techniques such as wav let analy is to extract features of the wave befor applyillg ge lletic 
search techniques may provide improved performance ill a noi. y envirOlllll li t . 
Appendix A 
Traveling Wave Theory 
A.1 The Transmission Line Equation 
The behaviour of traveling wave on tran mission liues are goverucd by tel gl'aphcr ' 
equations [38, 91]. The voltage allcl current on a uniform two cOlldu tor trail l l l l s ~ i i n n
liue depicted in Fig. A.l can be expre sed using the telegraphers equations as: 
x 
dx 
FIC RE A .I: Diagram of a los -Ie s uniform two conductor transmi 'sion line 
dV 
dx = - (R + jwL) J (A. l ) 
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dl 
- = -(G + ,iwC) V dx 
17 
(A.2) 
where L , C, R and G are the transmission line inductance, capaci tallce, resista Ilce n Ild 
conductance per unit length. Different iating equation (A.I ) with respect to .1: g i v c ~ : :
d
2
V2 = (R + .iwL )(G + ,iwC) V dx 
the general . olu t ion to equation (A.3) has t he form: 
V(x) = Ae-"Yx + B e"Yx 
(A.3) 
(A A) 
v (x) consists of two components, one t hat travels ill the directioll ;c aJld the other 
traveling in t he opposite dir ction. The ternl , i known a the propagatioll COllstall t 
and is equal to: 
I 
, = [(R + ,iwL) (G + ,iwC)]2 = ()' + .i /3 (A.S) 
Q is t he attenuation constant and represents the arnoUllt of attelluatioJl a t ravelillg wave 
experiences as it propagates and jJ i the phas con tant and repre ent. th a.mount of 
phase shift a traveling wave experiences as it propagate . Th propagation cOllstant on 
overhead lines also has a frequency dependence due to the 'kill effect. At higher fl' l'qUl'll-
cies the current only propagate on the edge of th cOlldu tor effectively reducing the 
cros' ectional area. Higher frequency waves are attenuated more t hall lower frequency 
wav s because of t he difference in effective cross-sectional a.rea. At the frequency range 
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of traveling waves all propagation occurs on the kill of t he cOllductor ami the attc llll <1-
tion and dispersion are influenced more by the conductor spacing a.nd the perJlli tt ivit.\" 
and permeability of the surrounding medium. 
Substitution of equation(A .4) into equation (A.2) giv s: 
where Zo is defined a : 
Zo = 
(R + jw£) 
G + jwC) 
(A.G) 
(A.7) 
For overhead transmission lines, where the conductor ·pad ng is much gr a.tc !" thall the 
diameter of the conductor, the line resistance and 1 akage cOllductiOIl hav lIegligihle 
influence on the resul t. The voltage and CUrl" nt for a loss-less transmissioll line all be 
e e p p e s ~ ~ d d ill the time domain as: 
ovec. t) = _ £ oi(x , t) 
ox ot 
(A. ) 
oi(x, t) = _ Cav(x, t) 
ox at 
(A.9) 
Diff rentiating equation (A.8) with respect to x alld equation (A.9) with re' pect to t 
gives: 
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(A.IO) 
Differentiating equation (A.9) with respect to x and equation (A.8) with respect to t 
gives: 
(A.ll ) 
The general solution for the 10' -les wave equations in the time dOnl aill expresses v(.c , t ) 
and i(.1: . t) in terms of forward and backward traveling waves as : 
(A .12) 
(A.13) 
where u is the surge velocity of the wave and Zs is the surge impedance of t hc line. F) 
and F2 represent waves that travel in opposite direct ions from the poi llt of distmbance . 
Fl and F2 are arbitrary functions u ed to repr sent the traveling waves . F) travels ill 
the same direct ion a the defined posit ive x direction and F2 travels in the negative 
x direct ion. The surge velocity i related to the inductanc alld capacitallce per ulli t 
length of the transmission line as [92]: 
1 1 
u=--=--J LC .JiM. (A. 14) 
The inductance and capacitance per unit length of a trail missioll lille arc a fUllction 
of the diameter of the conductor and pacing between conductors [92] . The surge 
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impedance Zs of the line increa e with conductor . pacillg alld decrea e ill cOllductor di-
ameter [39]. It can been obs rved from equation (A.14) that the velocity of propagHLio]) 
is unaffected by the conductor geometry and depend only on the magnetic pen ll aoility 
and electric permittivity of t he surrounding mediulll. For ov rhead transmis 'iOll lill s . 
where the surrounding m dium is air , the waves propagat at approxilllately the speed 
of light. 
If a constant observation point x and constant propagation speed u is aSSlllllC I t hc]) 
equations (A.12) and (A .13) call be rearranged in term of their forward ami ol'lckwanl 
traveling waves as: 
8dt) = v(t ) + Zsi(t) (A.15) 
82(t) = v(t) - Z. i( t ) (A.16) 
where 8\ describes the forward traveling wave and 8 2 de cribe the backward traveling 
waves. 
A.2 Multi-Phase Transmission Lines 
On a practical thre pha system, traveling waves propagate through t lte conductor::; 
and through the ground if the fault has a. conduction path to earth. Trav lillg waves 
which propagate tlu'ough the conductors , do 'o at a velocity clos to the pe cI of ligllt. 
ll'aveling wave which propagate through the ground , do so at a spC'crl . ignificant]y ]C'ss 
than the speed of light becau e of the difference in th permittivity and p nnea.bility 
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of the ground medium. Ground mode sio'nals also suffer more aLLCllua.tioll bcca use of 
the relatively poor cOllductivity of the ground. Unless t he trallsllli ::;. iOIl lillc is idcall ,v 
transposed, the amount of attenuation for each aerial mode will be different depending 011 
which conductor the traveling wave propagated down. Telegraphers ]}(l.rtial diff('J"('lltial 
equations for a multi-phase transmis ion line ca.n be written in matrix forlll as [39]: 
(A.17) 
d[lphl _ _ [V ltV. 1 dx - .l ph ph (A.l ) 
where [Vph] i the pha e voltages, [Iphl is the phase current and [Zphl and lYpill arc t il 
phase impedance and admittance matrices re pectively. Difl' r Il tiating qllati II (A .17) 
and (A.18) and substituting gives : 
(A.19) 
( .20) 
The phase voltage and phru e currents can b decoupled into independent lllodal Olll-
ponents using model transform matrix: 
(A.21) 
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(A.22) 
where Wm] is the modal voltage matrix and [1m] is the modal CUlT Ilt lIlat rix. [ ] is tI le 
modal voltage to phase voltage transform matrix and [QJ is the lIlodal currell t to ph"s 
current matrix. The modal impedallce matrix can also be calculated a .. : 
(A.23 ) 
Equations (A.19) and (A.20) can be expressed ill terms of their modal co mpOll li t · 8 .' : 
(A.24) 
(A.25) 
The matrices [5] and [QJ are cho ell to diagonalize [')'2]. For a fully trail posed balallc d 
three-pha ·e transmis ion line the modal transformation is indep ndellt of frequ ncy [()3]. 
Under these circumstance the modal transform matrix can b reduced to the 'Iarke 
transform matrix: 
1 1 1 
1 [SJ = [Q] = "3 2 - 1 - 1 ( .26) 
o J3 - J3 
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The fir t row gives the ground mode and the other two rows defines t ile Herirll lllodes . 
The t ransform matrices of an unt ransposed transmi. 'ioll lille are freq uellcy c\cpl'll(kllt 
and cOllta ill complex cOlllpollents. The transforlll matrices call be calcul ated frolll the 
line parameters by selecting a frequency representative of the traveling wave's alld ll sillg 
eigen vector analysis [9-1] to diagonalize [ 2]. 
It was shown in [95] that the imagiuary component of the tn'l.ll 'forlll Ill atrix arc slllall 
when compared with the real components at the frequcllcy rang of travelillg wflve ' so a 
good approxilllation can be made using just the real compollcnts ouly thus simplifyi ng 
the calculations involved. 
A.3 Fault Events on Single Phase Systems 
For short circuit faults the illi tial amplitude of the trav ling wave fit the' ffl lli t loc;Hioll 
can be found by assuming there is an e .m.f equa l and opposite to th telldy ·tllte' voltage' 
at the fault location had th fault not occurred [39, 40] ill eries with a fault resista1lcc 
R f. Assuming the surge impeda nce, Z8' of the tran llI is 'ion Iinc is thc sallie ci ther 
side of the fault, the voltag and current ampli tudes of l oth til forward alle! hackwarrl 
traveling wave will be identical. This situation is depicted ill Fig. A.2 
z. z. 
"1 I, V, 
2J 
FIG RE A.2: Equivalent circuit of initial fault condition 
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The ini tial voltage wave is then: 
v Zs V 
1 = - Z + 2Rj j (A.27) 
Similarly, the initial value of the current wave 11 is: 
(A.2 ) 
Forward current traveling wave traveling in t he positive x direction will hav th SH II1(' 
sign as t he forward voltage traveling waves. Backward currcll t traveli llg WAves will hav 
the opposite sign to t he backward voltage traveling waves. 
A.3.1 R eflections at Impedance Discontinuit ies 
For a ingle propagating wave (h or 12 in quation (A.12)) th urg impedHIIC' of a 
transmission line is defined as the ratio of voltage over currcllt . 
Z _ v(:c, t) 
S - i(.l:, t) (A.29) 
The voltage refl ect ion coefficient Pv and current r fl ect ion coeffi cient Pi are d fin .c1 ft. : 
(A.30) 
where Za and Zb axe the line impedances either side of the di continuity. Thc trail ' 111 i ttcd 
voltage Tv and transmitted current coeffici nt Ti are d fin d in a imi lar fashion as: 
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(A.31 ) 
and 
(A.32) 
A.3.2 Reflections at Fault Locations 
The fault location represent a significant discontinuity in chal'acterbtic imp '<.1<111 C of 
the line as depicted in Fig. A.3. 
FIG URE A.3 : R e Oect.ion or a traveling wave 11. \, fI, ranlt. locflt. ion 
A traveling wave propagating toward the fault location will see an effect ive impedall ce 
at the fault location equal to the parallel combination of fau lt resi tallc R !, a lld th 
surge impedance the line, Zs. This can be substitut d into equation (A.31 ) to give the 
fault voltage reflection coefficient : 
Pu! = - Z + 2R 
.S ! 
(A.33) 
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where Pvf is the voltage reflection coefficient at the faul t 10 'alion . ' illlil al' expressiolls 
can be obtained for t he voltage and current transmission coeffi cicnts , 
A .3 .3 R eflections at Intersections of Multiple Lines 
In some circumstances, such as at the junction between a. sub-feeder and 1I1ai ll fc dcr, 
reflection and refract ion of t raveling waves occur on multiple liues. COil ider t il situ-
ation depicted in F ig.A.4 which hows the junctioll of three line a, b and (' with slIl'gc 
impedance Za, Zb and Zc. 
Z. id Zb 
Vb Ib • Vi ii 
V, I, 1..:. 
Ve Ie 
FIG URE A.4: Refte lion a nd refraction at an imp d ance di onLinuiLy bC'lweell IIIUIt iplc 
lines 
Applying equations (A.30) (A.31) and (A.32) for a wave traveling toward thc jUllct ioll 
along li ne a, the voltage and current reflection oefficient are given as: 
Pv = - Pi = (A.34) 
The voltage t rallsmissiOll coefficicnts are givell as: 
(A.35) 
The current tran mission coeffi cients ar e giv n as: 
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and 
T _ ZaTv 
1C - Zc 
18 
(A.3G) 
(A.37) 
The same analysis can be applied to junctions of n tran rni . iOll lilJe-' ill t h sa lllC llIHIlIlCr. 
In the majority of circumstances the impedance of each of the translllission lillcs have 
the same surge impedance. In the case of the junction of thr e lines as ill Fig . A.4 the 
reflection and transmission coefficients reduce to: 
and 
1 
Pv =-Pi=- -3 
(A.3 ) 
(A.39) 
Appendix B 
Fault Recorder Schematics 
B.l D escription 
In t his appelldix are the schematic diagrams of tho hardware 0 11 t he FPGA high sp<'od 
data acquisition uni t pre ented in chapter 5. The ch llIatic diagrams are ill the followill g 
order: 
• Front-end Board 
• ADC Board 
• USB Board [70] 
• FPGA Board [69] 
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Appendix C 
VHDL simulations 
C.l Description 
In this appendix are simulation results for th VHDL ore us d to ontrol the lwrd wnr 
on the FPGA high pe d data a qui ition 11lli t pres Il t d in hapt r 5. T h ~ i l l l \ \ I H H t iOIl 
r suit are in the following ord r : 
• ADC core 
• Multiplexer Core 
• Trigg r Detect Cor 
• Memory Core 
• Capt ure Core 
• SB Core 
• GPS Capture Cor 
190 
c : . . - " L ~ ~ ~ ~
.. - ~ ~
c_5eI_dko 0 
c_cap_delay 2 
cadc_clk_div 1 
dock _ W I I I I I I I I I I I I I I I 
reset 
dk_to_adc _ J I J J J J I J I J J I I I I I 
cf9_done 
cap_enable 
dataJeady I 
data_out 0000 10040 10041 10042 10043 10044 10045 
data_oueen I 
adc_clki 0 11 10 1 1 0 11 1 0 It 1 0 11 10 It 0 Xl Xo II 10 It 10 
adc_dko 1 10 II 10 1 10 II 10 II 10 11 1 0 1 10 II 10' It 10 II 
L 
adc_data 0000 10040 10041 I 0042 10043 10044 10045 10046 
adcsen 1 1 0 
adc_sclk 1 
adc_sdata U 11 
I 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I , I I 
980000 ps 1000000 ps 1020000 ps 1040000 ps 1060000 ps 1080000 ps 
Entity:tb_adc_core Architecture :beh Date : Tue Sep 22 15:48 :59 GMT Dayl iQht Time 2009 Row: 1 Paop ' 1 
r c I r ~ ~
/ 
in_elk f I J I 
in_data 060605060406030602060106 1060705070407030702070107 1060805080408030802080108 1060905090409030902090 I 09 
I 
out_elk ----.Jj I J I I I I f----
out_data 0000000000000000 10407030702070107 208010806070507 10608050804080308 
I 
out_cnCzero I I I 
I I 
UCdatajn {0606 {0506} {0406} {0306 {0206} {0106} 1{0607} {0507} {0407} {0307} {0207} {0107} l{0608} {0508} {0408} {030S {0208} {0108} 1 (0609) (0509) (0409) (OlOt) (om) (0109) 
(5) 0606 10607 10608 10609 
(4) 0506 10507 10508 10509 
(3) 0406 10407 10408 10409 
(2) 0306 10307 10308 10309 
(1) 0206 10207 10208 10209 
(0) 0106 10107 10108 10109 
Lff_data_out {OOOO} {OOOO} {OOOO} {OOOO} {OOOO} {OOOO} I{OOOO} {OOOO} {040J} {030J} {020J} {alan I{06OJ} {OSOJ} {040J} {030J} (020S) {a laS} O6OS} {OSOS} 0408} {0308} 0208} {O108} 1(0601) (OSOI) i0409) (0:109) (OlO9) (0109) 
I I 
Lmux_data {OOOO (DOOO} {OOOO} {OOOO} 1{0407} 0307} {0207} {0107} 1{0208}{0108} 0607}{0507} 0608}{0508}{0408} 0308} I{0409} {0309} {0209} {O109} 
(3) 0000 10407 10208 608 10409 
(2) 0000 10307 10108 508 10309 
(1) 0000 10207 10607 408 10209 
(0) 0000 10107 10507 308 XOI09 
I 
i_ff_read 00000o 01111 1110011 I1U100 01111 ~ 1 1 0 0 1 1 1
UCpfull 111111 
i_count_mux 2 11 12 11 
Lcount_mux_d1 1 10 It J 10 
UCrd_en ---' 
i_out_cnt_zero 
----, I 
i_ouCcnt_zero_d1 ---' I I 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
+5 25760000 ps 25780000 ps 25800000 ps 25820000 ps 
Entity:tb_adc_mux Architecture:behavior Date: Wed Sep 23 08 :46:32 GMT Dayli ght Time 2009 Row: 1 Paop· 1 
I -i i . l f ,. 
r c_ width 1 (j 
clock TL-I r----L ~ ~ ~ ~r-r iL-J IL-JL W-----.r-IL-J IL JL ~ ~----.r-iL-J 
reset 
data_in 0061 10062 10063 10064 10065 10066 10067 10068 10069 1006A 1006B 1006C 10060 I 
trig_high 0064 
trig_low 0000 
trig_en , 
tri9_event I 
Ldata_in 0061 10062 10063 10064 10065 10066 10067 10068 10069 1006A 1006B 1006c 10060 I 
I 
Ltri9_high 0064 
UrigJow 0000 
i_comp_greater I 
Lcomp_smaller 
Ltrig_event I 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
2450000 ps 2500000 ps 2550000 ps 2600000 ps 2650000 ps 2700000 ps 
Entity:tb_tri9_detect Architecture:beh Date : Wed C;pn n nQ'" ' ~ 7 7 ",.n "'_ .. , , , c . ~ · ·
~ " " ' ' ~ ~
c_gen_clk90 
c_num_qdr 1 
c_wr_a_width 20 
c_wr_d_width 16 
c_rd_a_width 20 
c_rd_d_width 16 
c-phase_shift 80 
c _ f f _ c l ~ s o o r r e e 0 
e l l _ i i ~ ~u-----LJ ~ ~--.lLJ --.lLJ w--u-- ~ ~u-----LJ u-----LJ u-----LJ --.lLJ -
clk_in_90 
elk_in_en 
d d _ o u u ~ ~u-----LJ ~ ~--.lLJ ~ ~ ~ ~ ~ ~u-----LJ w--u----.lLJ u-----LJ f-
elk_out90 JLJ ru--u-r-u--u---u-LS --u-LS LSLJ LSLJ ru--u-I1-----r1-S --u-LS ru--u- '1 
elk_out_en 
reset 
ready 
mem_wr_addr 00000 100001 10000A 10000B looooe 100000 10000E 10000F 100010 100011 100012100013 
.1 
mem_wr_data 3210 11111 10064 10065 10066 10067 10068 10069 1006A 1006B 1006e 10060 
mem_wr_en I I I I 
mem_rd_addr XXXXX 100000 looo01 100002 100003 
mem_rd_data 3210 1111 )---- -
I memJd_en I I I l j I -
mem_rdJdy I I I L f-
q d r r _ k ~ ~ ~ ~ ~ ~w--u--u--u- ~ ~ ~ ~LJLJ ~ ~--.lLJ w-u-t-
qdr1_k_bar ~ ~ ~ ~ ~ ~r---u--L r---u--L ~ ~ ~ ~LIL LIL LIL n--n- f--
.. xxxxx 100000 I"""'" 100000 llOOOOf 100000 llOOOOf 100000 Ixxxxx 10000• lxxxxx l oooos I"""'" 100006 I XlOOOC 100006 l lO<XXX 100007 Ixxxxx 100007 lxxxxx I"""" I XlOOOC 100008 l lOOCXX 1-- llOOOOC I """'j lOOCXX j 00009 100000 I""'" 100000 I <IOClO9 100000 100009 X 00000 I <IOClO9 100001 100009 100001 1 00009 ! 
+ f ff f f 1 
7FFFF 100000 17FFFF 100000 17FFFF 100000 1m " looooo I"''' 100000 17FfFF 100000 1m " 100000 17F'Ff 100000 17FFf' 100000 17FFfF 100000 17FFFF 100000 l7FFFF l oooooF FFFF J ooooo 17FFFF 100000 17FFFF 100000 17FFFF I 
I J .1 ~ ~ ~ ~ I ~ ~
I ·XIOCX 10lllo 100000 10lllo 100000 101111 100000 101111 1 ..... 100000 10006' 100066 100000 1 .... 7 1 ..... 100000 1 ..... 1 ..... 100000 l 00068 10006C 100000 100160 100000 100060 100000 100060 100000 lOOO6O 100000 100060 100000 I"""" 100000 1l10060 100000 100060 I 
1600000 ps 1700000 ps 1800000 ps 1900000 ps 2000000 ps 2100000 ps 
Entity:tb_mem_core_v20 Architecture:beh Date: Thu Sep 24 08:39:57 GMT Daylight Time 2009 Row: 1 Page: 1 
, q d r ~ ~ ct....en 3FFFF 
Qdrl _Q .m 1101111 .m 1011 11 ~ ~=r-
qdrC rps_n I I L I I I I 
qdrl_wps_n I I I I I 
·100 111 100 111 100 111 100 111 100 111 100 In 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 I 
~ ~u-u-u-u- ~ ~ ~ ~ ~ ~ ~ ~ ~ ~u-u-u-u- ~ ~r-
I I I I I r-
I I I l J r-
; 
I I 1/ I I I I I I I I I I I I 11 11 11 1/1 111111111 11111111 1 111111111 I I I I II I I I 1/ I I I II I I I I I I I I II I II I I I I I I I 1/1/1 1/ 1 1 I 
1600000 ps 1700000 ps 1800000 ps 1900000 ps 2000000 ps 2100000 ps 
Entity:tb_mem_core_v20 Architecture :beh Date: Thu Sep 2408:39:57 GMT Daylight Time 2009 Row: 1 Page: 2 
- -- --- .. --
~ ~... 
clock 90 
clock_en 
reset 
ready I 
trigger_ex 
trigger_out I 
trig_enable I 
triLuser I 
iJec_start I 
rec_done I 
rec_doing I l 
cur _state idle I ree loop lidle 
nxt_state idle I ree loop l idle 
ree_saddr 00000000 
I 
recnums 000100 
I , 
trig_ level_O 3FFFOOOO 
trig_level_1 3FFFOOOO , 
trig_leveU 3FFFOOOO 
trig_leveU 3FFFOOOO 
trig_level_ 4 3FFFOOOO 
trig_level_5 3FFFOOOO 
I 
i_mem_wr_addr 00000 00000 
T T T 
i_mem_wr _data 0000000000000000 I 
i_mem_wr_en I I 
memJ d_en I I 
mem_rd3 ddr 00000000 00000100 
I 
memJd_data 
mem_rd_rdy I I 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
15000000 ps 20000000 ps 25000000 ps 30000000 ps 35000000 ps 40000000 ps 45000000 ps 
Entity:tb_capture_core Architecture:beh Date: Wed 5ep 23 16:43:10 GMT Dayl ight Time 2009 Row: 1 Page: 1 
;:d 
aocK 
reset ~ L - - - - + - - - - I - - - - - t t - - - - t - - - + - - - - + - - - t - - - - - t - - - - + - - - t - - - - - t - - - - + +
ready 1'--_--' 
i_usb_hempty 1 I J I I I I J L J L J 
i_usb_data_rdy I r 
send_start 1.-1 --'-+-----f----f-----t-----j----f-----t----t------f----!-----+-----+ 
send_done 1 I . 
s t a r t - a d d d ~ O : O O ~ O ~ O - - - t - - - - t - - - - - i - - - - i - - - - - l - - - - - t - - - - t - - - - - + - - - - ~ - - - - - - - = = = = = ~ = = = = = = = = t t
num_block ..:O.=.cOO:.::c'----t----t-----t-------t-----t----t----+----+------+----+----+--__ ----I-
mem_addr )()()()()( 00900 OOAOO 00000 
mem_data XXXX 0900 DADO 0000 
memJead ,-I __ --' 
memJeady ,-I __ --' 
I 
I 
I 
I 
I I I 
I I I 
I I , I 
I I I , , 
c u ~ s t a t e e ~ ~ d ~ l ~ e e____ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ _ f ~ ~ ~ ~ ~ ~ ~ L L ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
met_state idle wait_usb trans_loop trans_loop 
Lent_block XXXX 0004 0007 0008 
LenCblk_rst L-I - - - L - - r - - - - - t - - - t - - - - t - - - t - - - - + - - I - - - - + - - - + - - - - - + - - - ~ L - - - - L L
' - : : : : ' ~ ~ I I II I I 100 I I I 100 I I 1100 1100 I 
: ~ : : ~ ~ : : ~ ~ : : : I: :1 ~ ~ II ~ ~ : I ~ ~ I: I ~ ~ II :1 : I ~ ~ II I 1 
; ; ~ : d : ~ : : ,xxxxx I 00500 I I 00700 I I 00900 I OOAOO I I 00000 I 00000 I 
i_addr_inc LI ______ -' \ \ I I I , 1 J , t 
i mem data XXXX 0500 10700 0900 DADO oeoo 0000 
II I I I I I I I I II I I I I I I I I II I I I I I I I I II I I I I I I I I I I I I I I I I I II I I I I I I I I I I I I I I I I I I II I I I I I I I , I, , , , , , , , I I, , , , , , I' , I, , , , I'· ' , , I" "'" I I' 
o ps 20000000 ps 40000000 ps 60000000 ps 80000000 ps 100000000 ps 120000000 ( 
Entity:tb_usb_trans Architecture:beh Date : Thu 5ep 24 08:51 :23 GMT Daylight Time 2009 Row : 1 Page: 1 
" 
~ J U U U ~ U U U p U U U ~ U U U p U U U U ~ U U U U f-IUUU f-IUUU J-l UUU7JUUU 7JUUU J-llJLJ U J-lUUU 
reset I I 
trigger I r-
time_stamp 100000000 100000006 
gps_lpps I Ii 
Upps-p 
Ltime_stamp 100000000 1- 1- 1- 1-1-1- 1- 1- 1- 1-1-1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- ' 1- '1--1-'1- -1- '1-,1-,1--1-" 1- -X- X- -1 
I 
Uime_captured 100000000 100000006 
; 
""1111" 111111 111 1111 11 1 11 1 1 1 111111 1 11 11 1111 1 /11111/1 11 1111 111 111111111 111111111 111111111 I II I I II I I I Ii I I I II I I I I I I I I I I 
o ps 200000 ps 400000 ps 600000 ps 800000 ps 1000000 ps 1200000 ps 
Entity:tb_gps_captureJore Architecture :beh Date: Tue Sep 22 16 : 15 : 11 GMT Daylight Time 2009 Row: 1 Page : 1 
Appendix D 
Additional Simulation Results 
D.l Introduction 
In chapter 6 it was not pas ibl to captur t he tray ling way . dir ctly from the high v It -
age because of safety concern with the Rogowk. i coil . In t ad t il tray li11g \Vc)V('::; wen' 
extracted by connecting Rogow ki coils round t1l cOlldal'Y f an in ·tr uJrI li t ClllT lit 
tran former. Under thi ituation the bandwidth of 11 instrum nt lilT 11t t l'F111 ' fOI'IllN 
become the limiting factor. To inve tigate how the g 11 tic algorithm p ' r ~ ~ 1'111 d 0 11 he 
network in chapter 4 wi h a verely reduced bandwid th. th tray ling \ av pat t rtl 
simulated in ATP was low pass filtered wi th a cut-off fr quency of 500 kHz in teacl of 
10 MHz as before. 
The correlation of th ATP and time tree inmlatioll for all fault C lIdi t ioll a t' ::;h \VII III 
Fig. D.l through Fig. D.12. A summary of th calculat d corrclat ion cocfficient is givC'1I 
in Table D.l through Tabl D.3. Th olution spa e for a Il fault cOlldi tioll ar .' h W II 
in Fig. D.13 through Fig. D.24 and a urnmary of th g n tic algori t hms p rforma,l1c 
is giv n in Table D .4 through Table D.6. 
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Faul t ID Faul t Resistance Correlation Cocffici lit 
Fl 0 0.91 
Fl 100 O. 7 
Fl 500 O. 
Fl 1000 0.90 
F2 0 0.9 
F2 100 0.93 
F2 500 0.93 
F2 1000 0.95 
F3 0 0.97 
F3 100 0.95 
F3 500 0.95 
F3 1000 0.96 
F4 0 0.9 
F4 100 0.96 
F-l 500 0.96 
F4 1000 0.97 
T ABLE D.l : orrelatioll coefficient, COT three pha rault, 
Appendix D. Additional Simulation Results 197 
~ ~
" " ~ ~
5 
<: 
] 
" § 
Z 
. ] 
C. 
" ..;: 
$ 
~ ~§ 
Z 
1.2 1.2 
-- timetr 
--atp 
0.8 ~ ~
"" 
0.8 
3
'" "-0.6 ~ ~ 0.6 
] 0.4 
" 
004 
E 
0.2 0 Z 0.2 
0 0 
-0.2 0 0.5 1.5 :2'.5 3 3.5 4.5 
-0.2
0 0.5 U'> 2.5 :u; 
Time (sees) ,<10- ' Time (sees) 
(a) o ohm (b) 100 ohm 
0.8 
I = ~ t ~ e t l ' t t
O . . 
~ ~ O.G 
"" 
0.6 
0.4 
~ ~
~ ~ 0.4 
] 0.2 ;a 0.2 
§ 
Z 0 
-0.2 -0.2 
-0.4 () 0.5 l.G 2.5 3.5 ·t5 -0'·0 O.!} 1.5 2 2.[, :1 ;Uj 11) 
Time (sees) ~ 1 O O ' ' Time (sees) "Ill ' 
(C) 500 ohm (d) 1000 ohm 
FIGURE D.5: Comparison of ATP simulaLion and time tree simulaLion [or iut r phase 
faulLs at location 1 
Appendix D. Additional Simulation Results 19 
~ ~
'" ~ ~
Q. 
~ ~
.;;: 
] 
OJ 
E 
0 
z 
" ] 
Q. 
= 
.;;: 
] 
.. 
E 
~ ~
0.8 
0.6 
0.4 
0.2 
0 
·0.2 
·0.4 
.o.Go 0.5 
Time (sees) 
(a) a ohm 
2 1}j 
Time (sees) 
(c) 500 ohm 
3.5 
4.5 
,.( 1 O - ~ ~
4.5 
~ ~ 10-' 
~ ~
'" E 
'" 
'" E
« 
] 
'i! g 
Z 
.a 
. ~ ~
'5. 
8 
« 
1 
0 
c 
~ ~
o.tI 
0 
-0.& u.L----::O":.:;---7"--:[":.5--2:----::2"=.5--::--7.:I':'.r,--:---:'I.!', 
0.5 
0 
Time (sees) ,,11)- ' 
(b) 100 ohm 
2.5 
TilUl' ("""") 
(d) 1000 ohm 
;Ui 
FIGURE D.6: Comparison of ATP simulation and time tree simulat.ion for inter pha.se 
faults at location 2 
Appendix D . Additional Simulation Results 199 
" ~ ~
1 
..;: 
] 
" E 
0 
z 
" 
'" :; 
:g, 
~ ~
..;: 
11 
~ ~§ 
z 
I = ~ ; c t t t
08 
.IJ 0.6 
0.5 a 
'" 
"" ~ ~ 004 
] 0.2 ;; 
0 ~ ~
z 0 
·0.2 
.0.5
0 0.5 1.& 2.5 4.5 
-0.4
0 0.1) J.r, 'l.fi 4 . ~ , ,
T;mc (sees) .<10-5 T;mc (secs) ,,If) ., 
(a) o ohm (b) 100 ohm 
0.8 
I = = ; ~ ~ t t t
0.8 
0.6 . 0.6 ~ ~
0...1 
3-
~ ~ U.4 
U.2 ] 0.2 
... 
E 
0 0 Z 
-0.2 ·0.2 
·0,4 
II 0.5 1.5 2 2.5 3.5 
·0 .• 
·1.5 0 o.r; a.!') Ir, 
Time (sees) ~ ~ 10-5 Time (""'''') >.11l -" 
(c) 500 ohm (d) 1000 ohm 
FIC UR E D.7: Comparison of ATP simulation aud time tree simulation for iuter phase 
faults at location 3 
Appendix D. Additional Simulation Results 200 
] 
i5. 
c 
..( 
] 
;; 
E 
0 
z 
" ] 
i5. 
c 
..( 
] 
;; 
E 
5 
z 
0.8 
I _ _ ~ t ~ c t r t t
0.6 0 
"0 
~ ~ 0,5 
C. 
004 ~ ~
0.2 
] 
:; 
~ ~
0 Z 
-0.2 
-U.-Io U.5 2 2.5 3 4.5 0.11 L.u 2.5 :\:j L:, 
Time (llCal) .( 10-5 Tillie (sccs) ~ I I I " · ' '
(a) o ohm (b) 100 ohm 
I = ~ : ; ; e t t t
0 
0.5 ~ ~ 0.5 
C. 
e 
« 
] 
Ol 
~ ~
z 
-o·!)o 0.5 1.5 2 2.5 4.5 -O.f, 0 O.!i 1.5 :l.5 t,r; 
Time (sec.) .(10-' Tim. ("''<8) ~ ~ 10"' 
(c) 500 ohm (d) 1000 ohm 
FIGURE D.8: Compari Oil of ATP simulation and time tree simulation for iltt r phase 
faults at location 3 
Appendix D. Additional imulation Results 201 
Fault ID Faul t Resistance Correlation Coeffi ciC'll t 
F1 0 0.91 
Fl 100 0.95 
Fl 500 0.96 
Fl 1000 0.96 
F2 0 0.9 
F2 100 0.97 
F2 500 0.97 
F2 1000 0.97 
F3 0 0.97 
F3 100 0.97 
F3 500 0.9 
F3 1000 0.97 
F4 0 0.9 
F4 100 0.9 
F 4 500 0.9 
F 4 1000 0.9 
TABLE D.2 : orr lation coeffi cien ts for in ter pha. f,\tIl LS 
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Fault 10 Fault Re i tance Correlation Coefficient 
F1 0 0.05 
F1 100 0.0 
F1 500 0.25 
F1 1000 0.3 
F2 0 0.59 
F2 100 0.61 
F2 500 0.6 
F2 1000 0.72 
F3 0 0.56 
F3 100 0.59 
F3 500 0.64 
F3 1000 0.6 
F4 0 0.64 
F-! 100 0.66 
F4 500 0.6 
F4 1000 0.6 
TABLE D .3: Correlation co fficients for . ingla phase fault 
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Fault Resistance Estimated Branch Estimated Location Estimated Reflection Fitness 
Fl 0 2 640 -0.0 0. 456.J16 
Fl 100 0 810 -0.61 0.97806 
F1 500 0 780 -0.22 0.974369 
Fl 1000 0 780 -0.13 0.974725 
F2 0 5 100 -0.91. 0.979546 
F2 100 5 80 -0 .58 0.974087 
F2 500 5 90 -0 .21 0.976635 
F2 1000 5 90 -0 .11 0.976593 
F3 0 6 200 -0 .94 0.9658 
F3 100 6 190 -0.57 0.977736 
F3 500 6 190 -0.21 0.978946 
F3 1000 6 200 -0.16 0.974831 
F4 0 10 1220 -1.0 0.981923 
F4 100 10 1200 -0.63 0.982966 
F4 500 10 1180 -0.26 0.98288 
F4 1000 10 1180 -0.16 0.982358 
TABLE 0 .-1 : Performance of Genetic Algorithm for three phase faults 
Error (%) 
Branch Distance 
fail nl a 
pass 0.16 
pass 0.32 
pass 0.32 
p a ~ ~ ~ 0.0 
pass 0.75 
pass 0.38 
pass 0.38 
pass 0.0 
pass 0.36 
pass 0.36 
pass 0.0 
pass 0.40 
pass 0.0 
pass 0.40 
pass 0.40 
Reflection 
n/a 
2] 
26 
19 
9 
24 
27 
21 
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25 
27 
11 
0 
19 
22 
16 
Ii 
~ ~
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~ ~
No 
~ . .
9 [ 
~ ~
"'. ~ ~
.: 
1:> 
No 
<"'>. 
0 
;3 
::0 
~ ~
tJJ 
~ ~
No 
tJJ 
10 
f0-
e 
Fault Resistance Estimated Branch Estimated Location Estimated Reflection Fitness 
F1 0 2 600 -0 .01 0.458868 
F1 100 0 810 -0 .77 0.981975 
F1 500 0 800 -0.37 0.976043 
F1 1000 0 780 -0 .22 0.974341 
F2 0 5 130 -0 .92 0.969138 
F2 100 5 100 -0.8 0.971607 
F2 500 5 90 -0.4 0.976358 
F2 1000 5 90 -0.23 0.976791 
F3 0 6 200 -0.94 0.965781 
F3 100 6 210 -0.76 0.977157 
F3 500 6 190 -0.35 0.979535 
F3 1000 6 190 -0.21 0.978962 
F4 0 10 1220 -1.0 0.981946 
F-l 100 10 1190 -0.77 0.980606 
F4 500 10 1190 -0 .4 0.983172 
F4 1000 10 1180 -0 .26 0.982887 
TABLE 0.5: Performance of Genetic Algori thm for inter phase faults 
Error (%) 
Branch Distance 
fail nla 
pass 0.16 
pass 0.0 
pass 0.32 
p a ~ s s 1.13 
pass 0.0 
pass 0.38 
pass 0.38 
pass 0.0 
p<lliS 0.36 
pass 0.36 
pass 0.36 
pass 0.40 
pass 0.20 
pass 0.20 
pass 0.40 
Reflection 
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Fault Resistance Estimated Branch Estimated Location Est imated Reflection Fitness 
F1 0 0 790 -0.04 0.618411 
F1 100 0 780 -0.0 0.677667 
F1 500 0 790 -0 .08 0.677912 
F1 1000 0 750 -0 .02 0.668118 
F2 0 5 120 -0 .13 0.813531 
F2 100 5 110 -0 .08 0.824174 
F2 500 5 110 -0.01 0.822961 
F2 1000 5 110 -0.0 0.817863 
F3 0 6 220 -0.07 0.756787 
F3 100 6 190 -0.0 0.774469 
F3 500 6 220 -0.0 0.783294 
F3 1000 6 220 -0.0 0.778039 
F4 0 10 1230 -0.8 0.67966-1 
F4 100 2 300 -0.05 0.692498 
F4 500 2 320 -0 .06 0.695339 
F4 1000 2 340 -0.09 0.686838 
TABLE 0 .6: Performance of Genetic Algorithm for single phase faults 
Error (%) 
Branch Distance 
pass 0.16 
pass 0.32 
pass 0.16 
pass 0.79 
patiS 0.75 
pass 0.38 
pass 0.38 
pass 0.38 
pass 0.72 
pa.<;s 0.36 
pass 0.72 
pass 0.36 
pass 0.60 
fai l n/a 
fai l n/a 
fai l n/ a 
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The perfonna llce of th genetic a lgorithm for 3 phase and in t I' plta 'e fa ul t is vcry si llli lal" 
to tit, p er formance when the higher cut-off" frequency ofl 0 \1Hz wa ' U ' ,d. It C1-11l 1> ' 
concluded that there i. enough information conta ined within t lt e traveling WH\'(' fH ult 
signHtlllT tltat Im.s l)(,(,l1 filr( 'recl at .'iOO kH", . TIt(, ouly exc( 'ption is los up fH u lts wlticlt 
for the zero ohm fault failed to locate the corr ct bra nch . The reasol1 for t lt is is t \t (' 
harp ridge that oc urs in t h olution pace which is difficult ~ ~ r th g 11 tic Higorit 11111 
to climb. 
The perforrnaJ1ce of t he g l1etic algorithm for s ing le ph fault was Si lll ilHI" t tlte 
p erfonuaJlce with t he higller cut-off frequeJlcy of 10 l\lHz except for 10 'at iol1 4. his is 
becau 'e of a false ridge that app 31'S in the solution ' pac which i. Itig lter t l13L the riclg 
correspouding to the correct fault location. The g n ti a lgorithm orrcct ly ic\C' nt ifi <'s 
t he highest ridge in th solution pace but this will not give the corr ct fault 10 ·cHioll. 
The tillle t ree could b improved to correctly mod 1 th gr Ulld m d pI' paga i II to 
relllove t he ullwanted ridge from the olution space. 
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